Great research starts with great data.

Learn More
More >
Patent Analysis of

Intra-metal capacitor and method of forming the same

Updated Time 12 June 2019

Patent Registration Data

Publication Number

US10002864

Application Number

US15/365906

Application Date

30 November 2016

Publication Date

19 June 2018

Current Assignee

UNITED MICROELECTRONICS CORP.

Original Assignee (Applicant)

UNITED MICROELECTRONICS CORP.

International Classification

H01L29/06,H01L27/06,H01L49/02,H01L21/768,H01L23/528

Cooperative Classification

H01L27/0629,H01L21/76897,H01L23/5283,H01L28/60,H01L29/0649

Inventor

CHEN, HSIN-HSIEN,HSUEH, SHENG-YUAN,SHENG, YI-CHUNG,KANG, CHIH-KAI,LIN, WEN-KAI,YU, SHU-HUNG

Patent Images

This patent contains figures and images illustrating the invention and its embodiment.

US10002864 Intra-metal capacitor 1 US10002864 Intra-metal capacitor 2 US10002864 Intra-metal capacitor 3
See all images <>

Abstract

An intra-metal capacitor is provided. The intra-metal capacitor is formed in a dielectric layer and comprising a first electrode and a second electrode, wherein the first electrode penetrate through the whole thickness of the dielectric layer, and the second electrode does not penetrate through the whole thickness of the dielectric layer.

Read more

Claims

1. A semiconductor structure, comprising a substrate; a dielectric layer disposed on the substrate; anda capacitor formed in the dielectric layer, comprising: a first electrode, having a straight sidewall extending through the whole thickness of the dielectric layer; and a second electrode, having a straight sidewall extending through an upper portion of the dielectric layer and disposed in close proximity to and capacitively coupled with the first electrode through a pre-determined thickness of the dielectric layer sandwiched therebetween, wherein a top end of the second electrode is flush with a top end of the first electrode, and a bottom end of the second electrode is at a horizontal level higher than a bottom end of the first electrode, wherein the pre-determined thickness of the dielectric layer is determined by a distance between the first electrode and the second electrode, and the distance between the first electrode and the second electrode is smaller than a minimum pitch of each patterning process for forming the first and second electrodes, respectively.

2. The semiconductor structure according to claim 1, wherein the top end of the first electrode and the top end of the second electrode are coplanar with an upper surface of the dielectric layer.

3. The semiconductor structure according to claim 1, wherein the bottom end of the first electrode is in direct contact with the substrate, and the bottom end of the second electrode is encompassed by the dielectric layer and not in direct contact with the substrate.

4. The semiconductor structure according to claim 1, wherein the first electrode and the second electrode respectively have a singular straight planar structure and are parallel to each other.

5. The semiconductor structure according to claim 1, wherein the substrate comprises an active region and an isolation surrounding the active region, at least a doped region is formed in the active region and electrically connected with a metal layer over the dielectric layer by at least a contact plug formed through the whole thickness of the dielectric layer.

6. The semiconductor structure according to claim 5, wherein the first electrode, the second electrode and the contact plug comprise the same material and a top end of the contact plug is flush with the top end of the first electrode and the top end of the second electrode.

7. The semiconductor structure according to claim 5, wherein the first electrode is in direct contact with another doped region-formed in the active region.

8. The semiconductor structure according to claim 7, wherein the capacitor strides across a boundary between the active region and the isolation region.

9. The semiconductor structure according to claim 5, wherein the capacitor is directly above the isolation region adjacent to the active region.

10. The semiconductor structure according to claim 1, wherein the pre-determined thickness of the dielectric layer sandwiched between the closely arranged first electrode and the second electrode is smaller than 25 nm.

11. A semiconductor structure, comprising a substrate; a dielectric layer disposed on the substrate; anda capacitor formed in the dielectric layer, comprising: a first electrode, having a straight sidewall extending through the whole thickness of the dielectric layer; and a second electrode, having a straight sidewall extending through an upper portion of the dielectric layer and disposed in close proximity to and capacitively coupled with the first electrode through a pre-determined thickness of the dielectric layer sandwiched therebetween, wherein a top end of the second electrode is flush with a top end of the first electrode, and a bottom end of the second electrode is at a horizontal level higher than a bottom end of the first electrode, wherein the capacitor is an intra-metal capacitor having the first electrode and the second electrode arranged side-by-side in the dielectric layer, and the dielectric layer is directly contacted and sandwiched between sidewalls of the first electrode and the second electrode, respectively.

12. The semiconductor structure according to claim 11, wherein the top end of the first electrode and the top end of the second electrode are coplanar with an upper surface of the dielectric layer.

13. The semiconductor structure according to claim 11, wherein the bottom end of the first electrode is in direct contact with the substrate, and the bottom end of the second electrode is encompassed by the dielectric layer and not in direct contact with the substrate.

14. The semiconductor structure according to claim 11, wherein the first electrode and the second electrode respectively have a singular straight planar structure and are parallel to each other.

15. The semiconductor structure according to claim 11, wherein the substrate comprises an active region and an isolation surrounding the active region, at least a doped region is formed in the active region and electrically connected with a metal layer over the dielectric layer by at least a contact plug formed through the whole thickness of the dielectric layer.

16. The semiconductor structure according to claim 15, wherein the first electrode, the second electrode and the contact plug comprise the same material and a top end of the contact plug is flush with the top end of the first electrode and the top end of the second electrode.

17. The semiconductor structure according to claim 15, wherein the first electrode is in direct contact with another doped region formed in the active region.

18. The semiconductor structure according to claim 17, wherein the capacitor strides across a boundary between the active region and the isolation region.

19. The semiconductor structure according to claim 15, wherein the capacitor is directly above the isolation region adjacent to the active region.

Read more

Claim Tree

  • 1
    1. A semiconductor structure, comprising
    • a substrate
    • a dielectric layer disposed on the substrate
    • anda capacitor formed in the dielectric layer, comprising: a first electrode, having a straight sidewall extending through the whole thickness of the dielectric layer
    • and a second electrode, having a straight sidewall extending through an upper portion of the dielectric layer and disposed in close proximity to and capacitively coupled with the first electrode through a pre-determined thickness of the dielectric layer sandwiched therebetween, wherein a top end of the second electrode is flush with a top end of the first electrode, and a bottom end of the second electrode is at a horizontal level higher than a bottom end of the first electrode, wherein the pre-determined thickness of the dielectric layer is determined by a distance between the first electrode and the second electrode, and the distance between the first electrode and the second electrode is smaller than a minimum pitch of each patterning process for forming the first and second electrodes, respectively.
    • 2. The semiconductor structure according to claim 1, wherein
      • the top end of the first electrode and the top end of the second electrode are coplanar with an upper surface of the dielectric layer.
    • 3. The semiconductor structure according to claim 1, wherein
      • the bottom end of the first electrode is in direct contact with the substrate, and the bottom end of the second electrode is encompassed by the dielectric layer and not in direct contact with the substrate.
    • 4. The semiconductor structure according to claim 1, wherein
      • the first electrode and the second electrode respectively have a singular straight planar structure and are parallel to each other.
    • 5. The semiconductor structure according to claim 1, wherein
      • the substrate comprises
    • 10. The semiconductor structure according to claim 1, wherein
      • the pre-determined thickness of the dielectric layer sandwiched between the closely arranged first electrode and the second electrode is smaller than 25 nm.
  • 11
    11. A semiconductor structure, comprising
    • a substrate
    • a dielectric layer disposed on the substrate
    • anda capacitor formed in the dielectric layer, comprising: a first electrode, having a straight sidewall extending through the whole thickness of the dielectric layer
    • and a second electrode, having a straight sidewall extending through an upper portion of the dielectric layer and disposed in close proximity to and capacitively coupled with the first electrode through a pre-determined thickness of the dielectric layer sandwiched therebetween, wherein a top end of the second electrode is flush with a top end of the first electrode, and a bottom end of the second electrode is at a horizontal level higher than a bottom end of the first electrode, wherein the capacitor is an intra-metal capacitor having the first electrode and the second electrode arranged side-by-side in the dielectric layer, and the dielectric layer is directly contacted and sandwiched between sidewalls of the first electrode and the second electrode, respectively.
    • 12. The semiconductor structure according to claim 11, wherein
      • the top end of the first electrode and the top end of the second electrode are coplanar with an upper surface of the dielectric layer.
    • 13. The semiconductor structure according to claim 11, wherein
      • the bottom end of the first electrode is in direct contact with the substrate, and the bottom end of the second electrode is encompassed by the dielectric layer and not in direct contact with the substrate.
    • 14. The semiconductor structure according to claim 11, wherein
      • the first electrode and the second electrode respectively have a singular straight planar structure and are parallel to each other.
    • 15. The semiconductor structure according to claim 11, wherein
      • the substrate comprises
See all independent claims <>

Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention generally relates to a semiconductor structure, and more particularly to a semiconductor structure comprising an intra-metal capacitor with an adjustable spacing between electrodes.

2. Description of the Prior Art

Passive components such as capacitors are widely used in an integrated circuit. Various types of capacitors may be formed conveniently incorporated with the process of constructing the integrated circuit by modern semiconductor manufacturing technology to fulfill different applications, such as junction capacitors, gate capacitors, and metal-to-poly or metal-to-metal capacitors.

Among these various types of capacitors, metal-to-metal capacitors are known for better precision, predictable capacitance linearity and higher breakdown voltage, and therefore have been the mostly adopted type of capacitor in an integrated circuit, especially when a higher capacitance density is demanded.

A metal-to-metal capacitor may be formed by stacking the metal electrodes on top of one another to be the upper electrode and the corresponding lower electrode with an intermediate insulating layer formed therebetween. This kind of metal-to-metal capacitor is known as “an inter-metal capacitor”, wherein the metal electrodes are defined (formed) in different metal layers during the process. Extra mask layers and additional process are usually required to form an inter-metal capacitor.

Another kind of metal-to-metal capacitor is “an intra-metal capacitor”, wherein the metal electrodes are arranged side-by-side in a dielectric layer wherein the intermediate insulating layer is sandwiched between the sidewalls of adjacent metal electrodes. Please refer to FIG. 1, which is a schematic diagram exemplarily showing the structure of a conventional intra-metal capacitor 15. The electrodes 12 and 14 of the intra-metal capacitor 15 are formed side-by-side in the dielectric layer 16, and are completely separated by the intervening dielectric layer 16, wherein the electrodes 12 and 14 are arranged in such a close proximity to be capacitively coupled through the intervening dielectric layer 16 between their adjacent sidewalls. Conventionally, the electrodes 12 and 14 of the intra-metal capacitor 15 as shown in FIG. 1 are usually defined (formed) in a same metal layer of an interconnecting structure at the same time, such as a layer of metal routing or vias. The process of forming the intra-metal capacitor 15 may be completely integrated with the process of forming the layer of the interconnecting structure. Therefore, extra masks and additional process may be avoided. Furthermore, the sidewall area of the intra-metal capacitor 15 may be enlarged and consequently a larger capacitance may be achieved by, for example, forming conductive structures respectively and directly stacking on the top of the electrodes 12 and 14 in the following process of forming other layers of the interconnecting structure, and eventually building “electrode walls” which are vertically embedded through the layers of the interconnecting structure. In this way, extra layout area required for forming an inter-metal capacitor capacitor with a larger capacitance is minimized.

However, since the electrodes 12 and 14 of the intra-metal capacitor 15 are formed at the same time using a single photo mask, the distance 18 between them is constrained to the resolution limitation of the patterning process. In other words, the thickness of the intermediate insulating layer (the dielectric layer 16 between the sidewalls of the electrodes 12 and 14) is constrained to the minimum resolution (or called the minimum pitch) of the patterning process of forming the electrodes 12, 14 and the layer of interconnecting structure, resulting in a limited scalability in device shrinking or a limited capacitance of the capacitor 15. Therefore, there is still a need in the field to provide a novel intra-metal capacitor and the manufacturing process of forming the same which may be formed integrated with the process of forming a semiconductor structure and the spacing between the two electrodes is not constrained to the resolution limitation.

SUMMARY OF THE INVENTION

It is one aspect of the present invention to provide a semiconductor structure comprising an intra-metal capacitor. The semiconductor structure comprises a substrate and a dielectric layer formed thereon. An intra-metal capacitor is formed within the dielectric layer, wherein the intra-metal capacitor comprises a first electrode and a second electrode, and a layer of the dielectric layer with a pre-determined thickness is sandwiched between the first electrode and the second electrode.

According to one embodiment, the top ends of the first electrode and the second electrode are coplanar with the upper surface of the dielectric layer.

According to another embodiment, the bottom end of the first electrode is in direct contact with the substrate, and the bottom end of the second electrode is not in direct contact with the substrate.

It is another aspect of the present invention to provide a method of forming a capacitor. The method of forming the capacitor comprises the following steps. First, a substrate is provided. A dielectric layer is then formed on the substrate. A first patterning process is performed to form a first slot through the whole thickness of the dielectric layer. Subsequently, a second patterning process is performed to form a second slot in the dielectric layer and spaced apart from the first slot in a pre-determined distance. The first slot and the second slot are filled with a conductive material to form a first electrode and a second electrode of the capacitor respectively.

According to one embodiment, the depth of the second slot is smaller than the depth of the first slot.

One feature of the present invention is that the intra-metal capacitor is formed in the same dielectric layer by a multi-mask approach, wherein multiple patterning processes utilizing these mask individually are carried out to form the intra-metal capacitor. Unlike the conventional method of forming the electrodes of the intra-metal capacitor in the same patterning process using a single photo mask, the spacing between the electrodes of the intra-metal capacitor of the present invention may be adjustable without concerning the photolithographic resolution limitation of the patterning process. Therefore, an inter-metal capacitor with a thinner intermediate insulating layer and consequently an enlarged capacitance may be achieved. A larger degree of size minimization of the intra-metal capacitor may also be realizable.

These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic diagram exemplarily showing a conventional intra-metal capacitor structure;

FIG. 2 is a schematic diagram illustrating the generic concept of forming the intra-metal capacitor by a multi-mask approach and multi-patterning process according to the present invention;

FIG. 3 to FIG. 5 are schematic diagrams illustrating a first embodiment of forming an intra-metal capacitor according to the present invention;

FIG. 6 to FIG. 7 are schematic diagrams illustrating a second embodiment of forming an intra-metal capacitor according to the present invention, wherein the intra-metal capacitor may have an enlarged capacitance;

FIG. 8 comprises schematic top-view diagrams showing various arrangements of the intra-metal capacitor according to other embodiments of the present invention; and

FIG. 9 comprises schematic cross-sectional diagrams showing various arrangements of the intra-metal capacitor in correspondence with FIG. 8.

DETAILED DESCRIPTION

In the following detailed description, reference is made to the accompanying drawings which form a part hereof, and in which is shown, by way of illustration of specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and that structural, logical and electrical changes may be made without departing from the spirit and scope of the present invention.

One or more implementations of the present invention will now be described with reference to the attached drawings, wherein like reference numerals are used to refer to like elements throughout, and wherein the illustrated structures are not necessarily drawn to scale.

Please note that the figures are only for illustration and the figures may not be to scale. The scale may be further modified according to different design considerations. When referring to the words “up” or “down” that describe the relationship between components in the text, it is well known in the art and should be clearly understood that these words refer to relative positions that can be inverted to obtain a similar structure, and these structures should therefore not be precluded from the scope of the claims in the present invention.

Please refer to FIG. 2, which is a schematic diagram illustrating the generic concept of the present invention wherein an intra-metal capacitor 29 is formed in the dielectric layer 26 on the substrate 20 by a multi-mask approach. The right part of FIG. 2 exemplarily shows the overlaying of two photo masks 22′ and 24′ to form a composite target pattern comprising the pattern of the intra-metal capacitor. The left part of FIG. 2 exemplarily shows that multiple patterning processes individually utilizing one of the masks 22′ and 24′ are performed to form the structure comprising the intra-metal capacitor 29 in the dielectric layer 26.

As shown in FIG. 2, first, a substrate 20 is provided with a dielectric layer 26 formed thereon. According to one embodiment, the substrate 20 may comprise semiconductor devices (not shown) or interconnecting structures such as metal lines or plugs (not shown) formed therein or thereon. The top surface of the substrate 20 is completely covered by the dielectric layer 26. A first patterning process using the mask 22′ is then performed to define a plurality of first conductive structures 22 and 22a in the dielectric layer 26. After that, a second patterning process using the other mask 24′ is performed to define a plurality of second conductive structures 24 and 24a in the dielectric layer 26. The first conductive structures 22, 22a and the second conductive structures 24, 24a may comprise the same materials, such as tungsten, copper and aluminum, but not limited thereto. According to the embodiment, the first conductive structures 22,22a and the second conductive structures 24, 24a may be interleaved with each other, wherein the first conductive structure 22a and the second conductive structure 24a are arranged in a close proximity with a pre-determined distance 28 to each other to be able to capacitively coupled through the portion of the dielectric layer sandwiched between their adjacent sidewalls, that is, the intermediate dielectric layer 27. In other words, the closely arranged first conductive structure 22a and the second conductive structures 24a and the intermediate dielectric layer 27 collectively form the intra-metal capacitor 29, wherein the first conductive structure 22a and the second conductive structures 24a function as the two electrodes.

As shown in FIG. 2, the two “electrodes”22a and 24a of the intra-metal capacitor 29 are formed side-by side in the dielectric layer 26 and are spaced apart by the intermediate dielectric layer 27 which has a thickness determined by the distance 28 between the adjacent sidewalls of the electrodes 22a and 24a. One advantage of the present invention is that, the distance 28 is substantially not limited to the resolution limitations of either the first patterning process or the second patterning process. In other words, the distance 28 between the two electrodes 22a and 24a of the intra-metal capacitor 29 may be formed smaller than the critical dimension (or minimum pitch) of the first patterning process and the second patterning process. Therefore, the capacitance of the intra-metal capacitor 29 may be conveniently adjusted by varying the distance 28 between the two electrodes 22a and 24a according to design needs without concerning the resolution limitations (or minimum pitch).

It should be understood that although not illustrate hereinabove, the process of forming the first conductive structures 22, 22a and the second conductive structures 24, 24a may be a 2P2E1D process (2 photolithography-2 etching-1 conductive material filling) or a 2P1E1D process (2 photolithography-1 etching-1 conductive material filling). As long as the “patterns” of the first conductive structures 22, 22a and the second conductive structures 24, 24a are defined in the dielectric layer using different photo masks 22′ and 24′, it is included in the scope of the present invention.

FIG. 3 to FIG. 5 are schematic diagrams illustrating a first embodiment of forming an intra-metal capacitor according to the present invention. In the embodiment, the intra-metal capacitor is formed integrated with the formation of the device contact plugs.

Please refer to FIG. 3. Similarly, a substrate 30 is provided. A dielectric layer 36 is formed covering the main surface 30a of the substrate 30. The substrate 30 may comprise a silicon substrate, SOI substrate, silicon germanium substrate or silicon carbide substrate, but not limited thereto. According to the embodiment, the substrate 30 may comprise at least an active region 34 and an isolation region 32 adjacent to the active region 34. The active region 44 may comprise at least a semiconductor device 50 and/or at least a doped region 44 formed therein. An isolation structure 42, such as a shallow trench isolation (STI) structure, may be formed in the isolation region 32 to electrically isolate the semiconductor device 50 and/or the doped region 44 formed in different active regions 34.

The semiconductor device 50 may be a metal-oxide-semiconductor field-effect transistor (MOSFET), a bipolar junction transistor (BJT), a diode, a resistor, a capacitor, or any other devices which may be fabricated on the substrate 30. According to the embodiment, the semiconductor device 50 may have a conducting structure 54 having a thickness formed above the main surface 30a of the substrate 30. The conducting structure 54 may comprise metals or semiconductor materials such as polysilicon, and may function as a gate electrode, a conductive segment for interconnection or a resistor segment of the semiconductor device 50, but not limited thereto.

The doped region 44 may be a source/drain region, a substrate butting region, a current drift region or a resistor region of the semiconductor device 50, but not limited thereto. The doped region 44 may be formed in the substrate 30 by conventional ion implantation process or epitaxial growing process. The doped region 44 is exposed from the main surface 30a of the substrate 30 to be electrically connected with other interconnecting structures, such as contact plugs. According to the embodiment, the dielectric layer 36 is an interlayer dielectric (ILD) layer with a substantially flat upper surface 36a. Optionally, the dielectric layer 36 may have a barrier layer or a contact etching stop layer (not shown) formed along the interface between the dielectric layer 36 and the substrate 30.

Please refer to FIG. 4. A first patterning process is performed to form a plurality of the first device contact plugs 62 and a first contact plug 62a in the dielectric layer 36. According to the embodiment, the first device contact plugs 62 and the first contact plug 62a may extend through the whole thickness of the dielectric layer 36 and electrically connect with the doped regions 44, for example, the source/drain regions. According to the embodiment, the top end of the first device contact plugs 62 and the first contact plug 62a are both exposed from the upper surface 36a of the dielectric layer 36 to be further connected with other interconnecting structures such as vias or metal lines formed in the following process. The bottom ends of the first device contact plugs 62 and the first contact plugs 62a are in direct contact with the main surface 30a of the substrate 30. It should be noticed that although in the embodiment as shown in FIG. 4, the bottom ends of the first device contact plugs 62 and the first contact plug 62a are both landing on and in direct contact with the doped region 44, in other embodiments as shown in FIG. 8 and FIG. 9 (will be illustrated later), the bottom end of the first contact plug 62a may land on the isolation region 32 rather than land on the doped region 44. Optionally, a silicide layer (not shown) may be formed in the doped region 44 to be the contacting interface for a lower contacting resistance.

Please refer to FIG. 5. Subsequently, a second patterning process is performed to form a plurality of second device contact plugs 64 and second contact plug 64a in the dielectric layer 36. According to the embodiment, the second device contact plugs 64 may be electrically connected with the conducting structure 54, for example, to be a gate contact. It should be noticed that the second device contact plugs 64 and the second contact plug 64a do not penetrate through the whole thickness of the dielectric layer 36. As shown in FIG. 5, the top ends of the second device contact plugs 64 and the second contact plug 64a are flush with the top ends of the first device plugs 62 and the first contact plug 62a, and also exposed from the upper surface 36a of the dielectric layer 36. The bottom ends of the second device contact plugs 64 and the second contact plug 64a are at a position above the main surface 30a of the substrate, and do not come in direct contact with the main surface 30a. According to the embodiment, the bottom end of the second device contact plug 64 lands on the top portion of the conducting structure 54 and electrically connects with the conducting structure 54. It is noteworthy that the bottom end of the second contact plugs 64a is substantially suspended at a position in the dielectric layer 36 over the main surface 30a. Preferably, the heights of the second contact plugs 64 and 64a are the same. According to the embodiment, the first contact plug 62a and the second contact plug 64a are disposed in a close distance 68 from each other such that a significant amount of capacitance may be obtained through the capacitive coupling between the first contact plug 62a and the second contact plug 64a through the intermediate insulating layer 36a. The first contact plug 62a, the second contact plug 64a and the intermediate insulating layer 36b are configured to collectively form an intra-metal capacitor 69, wherein the first contact plug 62a and the second contact plugs 64a are the two electrodes respectively. The capacitance of the intra-metal capacitor 69 may be adjustable by varying the thickness of the intermediate insulating layer 36b, that is, by varying the distance 68 between the first contact plug 62a and the second contact plug 64a. According to one embodiment of the present invention, the thickness of the intermediate insulating layer 36a (also the distance 68) is smaller than 50 nm, preferably, is smaller than 25 nm. It should be understood that the dimensions (or width) of the first device contact plugs 62, the first contact plug 62a, the second device contact plugs 64, and the second contact plug 64a may be the same or different based on design needs.

As illustrated previously, the first contact plug 62a and the second contact plug 64a are formed in different patterning processes. By this method, the distance 68 between them may be adjustable without concerning the resolution limitation (or called minimum pitch) of each of the patterning process, and it is possible to form the distance 68 beyond the resolution limitation of the patterning processes. A larger capacitance of the intra-metal capacitor 69 may be correspondingly achieved by disposing the first contact plug 62a and the second contact plus 64a in close proximity to form thinner intermediate insulating layer 36a. It is also noteworthy that the electrode 62a of the intra-metal capacitor 69 is also a connecting plug for the doped region 44, wherein the intra-metal capacitor 69 according to the present invention may be conveniently utilized by the semiconductor device 50.

Please refer to FIG. 6 to FIG. 7, which illustrate a second embodiment of the present invention. In the second embodiment, a larger capacitance may be obtained by stacking other layers of conductive structures, such as metal or vias, over the first contact plug 62a and the second contact plug 64a.

According to the second embodiment, another dielectric layer 38 is formed on the dielectric layer 36. Similarly, a plurality of first metal structures 72, 72a and a plurality of second metal structures 74, 74a are formed in the dielectric layer 38 successively by two patterning process as shown in FIG. 6 and FIG. 7. The first metal structures 72, 72a and second metal structures 74, 74a penetrate through the whole thickness of the dielectric layer 38. The top ends of the first metal structures 72, 72a and the second metal structures 74, 74a are all exposed from the upper surface 38a of the dielectric layer 38 for further interconnection. The bottom ends of the first metal structures 72, 72a and the second metal structures 74, 74a are flush with each other and in direct contact with the corresponding first device contact plug 62, the first contact plug 62a, the second device contact plug 64 and the second contact plug 64a respectively. According to the embodiment, the first metal structure 72a over the first contact plug 62a and the second metal structure 74a over the second contact plug 64a are also capacitively coupled through the intermediate insulating layer 38b to provide another significant amount of capacitance. Consequently a larger overall capacitance is obtained. It should be understood that the dimensions of the first metal structures 72, 72a and the second metal structures 74, 74a may be the same or different.

Please refer to FIG. 8 and FIG. 9, which illustrate various arrangements of the intra-metal capacitor according to other embodiments of the present invention.

As shown in FIG. 8, various arrangements of the first contact plug 162a (the first electrode of the capacitor 169) and the second contact plug 164a (the second electrode of the capacitor 169) are provided in regard to the active region 134, the isolation region 132 and the conducting structure 154 over either the active region 134 or the isolation region 132 from the top views. It should be understood that the shapes shown in the top views of the first contact plug 162a and the second contact plug 164a are exemplary. Other shapes may be also applicable.

In a first arrangement, the capacitor 169 is disposed across the boundary of the active region 134 and the isolation region 132, For example, as shown in the upper-left part of FIG. 8, the first contact plug 162a is formed completely within the area over the active region 134 and the second contact plug 164a is formed completely within the area over the isolation region 132. It should be understood that the position of the first contact plug 162a and the second contact plug 164a may be exchanged. In a second arrangement, the capacitor 169 is completely disposed over the isolation region 132, as shown in the lower-left part of FIG. 8. In a third arrangement, as shown in the upper-right part of FIG. 8, a conducting structure 154 is directly disposed over the isolation region 132, and the capacitor 169 is disposed across the edge of the conducting structure 154, wherein the first contact plug 162a is disposed completely within the area above the isolation region 132 and the second contact plug 164a is disposed completely within the area above the conducting structure 154. In a fourth arrangement, as shown in the lower-right part of FIG. 8, a conducting structure 154 is directly disposed over the active region 134, and the capacitor 169 is disposed across the edge of the conducting structure 154, wherein the first contact plug 162a is disposed completely within the area above the active region 134 and the second contact plug 164a is disposed completely within the area above the conducting structure 154.

Please refer to FIG. 9, which comprises schematic cross-sectional diagrams showing various arrangements of the intra-metal capacitor in correspondence with FIG. 8.

Similarly, in a first arrangement, the capacitor 269 is disposed across the boundary of the doped region 244 and the isolation structure 242. As shown in the upper-left part of FIG. 9, the first contact plug 262a is formed completely within the area over the doped region 244 and the second contact plug 264a is formed completely within the area over the isolation structure 242. It should be understood that the position of the first contact plug 262a and the second contact plug 264a may be exchanged. In a second arrangement, the capacitor 269 is completely disposed over the isolation structure 242, as shown in the lower-left part of FIG. 9. In a third arrangement, as shown in the upper-right part of FIG. 9, a conducting structure 254 is directly disposed over the isolation structure 242, and the capacitor 269 is disposed across the edge of the conducting structure 254, wherein the first contact plug 262a is disposed only over the isolation structure 242 and the second contact plug 264a is disposed over the conducting structure 254. In a fourth arrangement, as shown in the lower-right part of FIG. 9, a conducting structure 254 is disposed over the substrate 230 and adjacent to the doped region 244, wherein the capacitor 269 is disposed across the edge of the conducting structure 254 with the first contact plug 262a disposed over the doped region 244 and the second contact plug 264a disposed over the conducting structure 254.

It should be understood that although the intra-metal capacitors shown in the embodiments illustrated previously comprise two electrodes (plates), the present invention is also applicable to form intra-metal capacitors having multi-layers of electrodes, wherein a plurality of the first electrodes and a plurality of the second electrodes are interleaved in the dielectric layer to form a plurality of serial-connected capacitors.

Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.

Read more
PatSnap Solutions

Great research starts with great data.

Use the most comprehensive innovation intelligence platform to maximise ROI on research.

Learn More

Patent Valuation

$

Reveal the value <>

31.0/100 Score

Market Attractiveness

It shows from an IP point of view how many competitors are active and innovations are made in the different technical fields of the company. On a company level, the market attractiveness is often also an indicator of how diversified a company is. Here we look into the commercial relevance of the market.

31.0/100 Score

Market Coverage

It shows the sizes of the market that is covered with the IP and in how many countries the IP guarantees protection. It reflects a market size that is potentially addressable with the invented technology/formulation with a legal protection which also includes a freedom to operate. Here we look into the size of the impacted market.

74.0/100 Score

Technology Quality

It shows the degree of innovation that can be derived from a company’s IP. Here we look into ease of detection, ability to design around and significance of the patented feature to the product/service.

58.0/100 Score

Assignee Score

It takes the R&D behavior of the company itself into account that results in IP. During the invention phase, larger companies are considered to assign a higher R&D budget on a certain technology field, these companies have a better influence on their market, on what is marketable and what might lead to a standard.

19.0/100 Score

Legal Score

It shows the legal strength of IP in terms of its degree of protecting effect. Here we look into claim scope, claim breadth, claim quality, stability and priority.

Citation

Patents Cited in This Cited by
Title Current Assignee Application Date Publication Date
Modular & scalable intra-metal capacitors CHARTERED SEMICONDUCTOR MANUFACTURING, LTD. 15 August 2008 18 February 2010
Multilayer crown-shaped MIM capacitor and manufacturing method thereof POWERCHIP TECHNOLOGY CORPORATION 03 January 2016 09 March 2017
High K dielectric de-coupling capacitor embedded in backend interconnect ADVANCED MICRO DEVICES, INC. 02 February 2000 09 July 2002
Capacitor and semiconductor device including the same SAMSUNG ELECTRONICS CO., LTD. 05 December 2008 11 June 2009
High breakdown voltage microelectronic device isolation structure with improved reliability TEXAS INSTRUMENTS INCORPORATED 15 May 2014 29 March 2016
See full citation <>

More Patents & Intellectual Property

PatSnap Solutions

PatSnap solutions are used by R&D teams, legal and IP professionals, those in business intelligence and strategic planning roles and by research staff at academic institutions globally.

PatSnap Solutions
Search & Analyze
The widest range of IP search tools makes getting the right answers and asking the right questions easier than ever. One click analysis extracts meaningful information on competitors and technology trends from IP data.
Business Intelligence
Gain powerful insights into future technology changes, market shifts and competitor strategies.
Workflow
Manage IP-related processes across multiple teams and departments with integrated collaboration and workflow tools.
Contact Sales
Clsoe
US10002864 Intra-metal capacitor 1 US10002864 Intra-metal capacitor 2 US10002864 Intra-metal capacitor 3