Great research starts with great data.

Learn More
More >
Patent Analysis of

FinFETs with vertical fins and methods for forming the same

Updated Time 12 June 2019

Patent Registration Data

Publication Number

US10002947

Application Number

US15/651418

Application Date

17 July 2017

Publication Date

19 June 2018

Current Assignee

TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.

Original Assignee (Applicant)

TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.

International Classification

H01L29/06,H01L29/66,H01L29/04,H01L21/02,H01L21/304

Cooperative Classification

H01L29/66795,H01L21/02381,H01L21/02433,H01L21/02532,H01L21/02609

Inventor

LIU, MING-CHYI

Patent Images

This patent contains figures and images illustrating the invention and its embodiment.

US10002947 FinFETs vertical fins 1 US10002947 FinFETs vertical fins 2 US10002947 FinFETs vertical fins 3
See all images <>

Abstract

In a method for forming a device, a (110) silicon substrate is etched to form first trenches in the (110) silicon substrate, wherein remaining portions of the (110) silicon substrate between the first trenches form silicon strips. The sidewalls of the silicon strips have (111) surface orientations. The first trenches are filled with a dielectric material to from Shallow Trench Isolation (STI) regions. The silicon strips are removed to form second trenches between the STI regions. An epitaxy is performed to grow semiconductor strips in the second trenches. Top portions of the STI regions are recessed, and the top portions of the semiconductor strips between removed top portions of the STI regions form semiconductor fins.

Read more

Claims

1. A device comprising:a semiconductor substrate having a (100) surface orientation, wherein the semiconductor substrate comprises: a first planar top surface parallel to a major bottom surface of the semiconductor substrate; a first slanted facet and a second slanted facet on opposite sides of the first planar top surface, wherein the first slanted facet and the second slanted facet are connected to the first planar top surface; isolation regions contacting the first slanted facet and the second slanted facet of the semiconductor substrate; a semiconductor strip between opposite portions of the isolation regions, wherein the semiconductor strip contacts the first planar top surface of the semiconductor substrate, and a top portion of the semiconductor strip protrudes higher than the isolation regions to form a semiconductor fin; a gate dielectric on sidewalls and a top surface of the semiconductor fin; and a gate electrode over the gate dielectric.

2. The device of claim 1, wherein the first slanted facet and the second slanted facet are neither parallel to nor perpendicular to the first planar top surface of the semiconductor substrate.

3. The device of claim 1, wherein the semiconductor strip has a substantially vertical sidewall, and a bottom of the substantially vertical sidewall is joined to a top end of the first slanted facet.

4. The device of claim 1, wherein the semiconductor strip is formed of a material different from the semiconductor substrate, and an interface between the semiconductor strip and the semiconductor substrate is at a same level as top ends of the slanted facets.

5. The device of claim 1, wherein the semiconductor strip is formed of silicon.

6. The device of claim 1, wherein the first slanted facet and the second slanted facet are straight in a cross-sectional view of the device.

7. The device of claim 1, wherein the semiconductor substrate further comprises: a second planar top surface connecting to a lower end of the first slanted facet; and a third planar top surface connecting to a lower end of the second slanted facet.

8. The device of claim 7, wherein the second planar top surface and the third planar top surface are further in contact with the isolation regions.

9. The device of claim 1, wherein the semiconductor substrate and the semiconductor strip have a same surface orientation.

10. A device comprising: a semiconductor strip comprising a first vertical sidewall and a second vertical sidewall opposite to each other, wherein the semiconductor strip is formed of a first semiconductor material, and in a cross-sectional view of the semiconductor strip, the first vertical sidewall has a bottom end; a semiconductor substrate underlying the semiconductor strip, wherein the semiconductor substrate is formed of a second semiconductor material different from the first semiconductor material, and the semiconductor substrate comprises a slanted straight top surface, with a first end of the slanted straight top surface joined to the bottom end of the first vertical sidewall, and a second end of the slanted straight top surface being lower than the bottom end, wherein the semiconductor substrate is formed of a second semiconductor material different from the first semiconductor material; and an isolation region contacting both the semiconductor strip and the slanted straight top surface of the semiconductor substrate.

11. The device of claim 10, wherein the semiconductor substrate further comprises a first horizontal top surface contacting a bottom surface of the semiconductor strip.

12. The device of claim 11, wherein the first horizontal top surface is substantially co-terminus as the semiconductor strip.

13. The device of claim 11, wherein the semiconductor substrate comprises a second horizontal top surface connected to the second end of the slanted straight top surface.

14. The device of claim 10, wherein the semiconductor substrate has a (100) top surface orientation.

15. The device of claim 10, wherein the semiconductor strip has a (100) top surface orientation.

16. A device comprising:a semiconductor substrate comprises a portion having a trapezoid cross-sectional view shape, wherein the trapezoid cross-sectional view shape comprises: a planar top surface; and two slanted sidewalls; a semiconductor strip having a bottom surface contacting the planar top surface; and an isolation region contacting a sidewall of the semiconductor strip and one of the two slanted sidewalls, wherein a bottom portion of isolation region has a reversed trapezoid cross-sectional view shape, and a sidewall of the reversed trapezoid cross-sectional view shape is in contact with one of the two slanted sidewalls.

17. The device of claim 16, wherein the semiconductor substrate and the semiconductor strip are formed of different semiconductor materials.

18. The device of claim 16, wherein the semiconductor substrate and the semiconductor strip have different top surface orientations.

19. The device of claim 18, wherein the semiconductor strip has a (110) top surface orientation, and the semiconductor substrate has a (100) top surface orientation.

20. The device of claim 16, wherein a top surface of the isolation region is coplanar with a top surface of the semiconductor strip.

Read more

Claim Tree

  • 1
    1. A device comprising:
    • a semiconductor substrate having a (100) surface orientation, wherein the semiconductor substrate comprises: a first planar top surface parallel to a major bottom surface of the semiconductor substrate
    • a first slanted facet and a second slanted facet on opposite sides of the first planar top surface, wherein the first slanted facet and the second slanted facet are connected to the first planar top surface
    • isolation regions contacting the first slanted facet and the second slanted facet of the semiconductor substrate
    • a semiconductor strip between opposite portions of the isolation regions, wherein the semiconductor strip contacts the first planar top surface of the semiconductor substrate, and a top portion of the semiconductor strip protrudes higher than the isolation regions to form a semiconductor fin
    • a gate dielectric on sidewalls and a top surface of the semiconductor fin
    • and a gate electrode over the gate dielectric.
    • 2. The device of claim 1, wherein
      • the first slanted facet and the second slanted facet are neither parallel to nor perpendicular to the first planar top surface of the semiconductor substrate.
    • 3. The device of claim 1, wherein
      • the semiconductor strip has a substantially vertical sidewall, and a bottom of the substantially vertical sidewall is joined to a top end of the first slanted facet.
    • 4. The device of claim 1, wherein
      • the semiconductor strip is formed of a material different from the semiconductor substrate, and an interface between the semiconductor strip and the semiconductor substrate is at a same level as top ends of the slanted facets.
    • 5. The device of claim 1, wherein
      • the semiconductor strip is formed of silicon.
    • 6. The device of claim 1, wherein
      • the first slanted facet and the second slanted facet are straight in a cross-sectional view of the device.
    • 7. The device of claim 1, wherein
      • the semiconductor substrate further comprises:
    • 9. The device of claim 1, wherein
      • the semiconductor substrate and the semiconductor strip have a same surface orientation.
  • 10
    10. A device comprising:
    • a semiconductor strip comprising a first vertical sidewall and a second vertical sidewall opposite to each other, wherein the semiconductor strip is formed of a first semiconductor material, and in a cross-sectional view of the semiconductor strip, the first vertical sidewall has a bottom end
    • a semiconductor substrate underlying the semiconductor strip, wherein the semiconductor substrate is formed of a second semiconductor material different from the first semiconductor material, and the semiconductor substrate comprises a slanted straight top surface, with a first end of the slanted straight top surface joined to the bottom end of the first vertical sidewall, and a second end of the slanted straight top surface being lower than the bottom end, wherein the semiconductor substrate is formed of a second semiconductor material different from the first semiconductor material
    • and an isolation region contacting both the semiconductor strip and the slanted straight top surface of the semiconductor substrate.
    • 11. The device of claim 10, wherein
      • the semiconductor substrate further comprises
    • 14. The device of claim 10, wherein
      • the semiconductor substrate has a (100) top surface orientation.
    • 15. The device of claim 10, wherein
      • the semiconductor strip has a (100) top surface orientation.
  • 16
    16. A device comprising:
    • a semiconductor substrate comprises a portion having a trapezoid cross-sectional view shape, wherein the trapezoid cross-sectional view shape comprises: a planar top surface
    • and two slanted sidewalls
    • a semiconductor strip having a bottom surface contacting the planar top surface
    • and an isolation region contacting a sidewall of the semiconductor strip and one of the two slanted sidewalls, wherein a bottom portion of isolation region has a reversed trapezoid cross-sectional view shape, and a sidewall of the reversed trapezoid cross-sectional view shape is in contact with one of the two slanted sidewalls.
    • 17. The device of claim 16, wherein
      • the semiconductor substrate and the semiconductor strip are formed of different semiconductor materials.
    • 18. The device of claim 16, wherein
      • the semiconductor substrate and the semiconductor strip have different top surface orientations.
    • 20. The device of claim 16, wherein
      • a top surface of the isolation region is coplanar with a top surface of the semiconductor strip.
See all independent claims <>

Description

BACKGROUND

With the increasing down-scaling of integrated circuits and increasingly demanding requirements to the speed of integrated circuits, transistors need to have higher drive currents with increasingly smaller dimensions. Fin Field-Effect Transistors (FinFETs) were thus developed. In conventional FinFET formation processes, the semiconductor fins may be formed by forming trenches in a silicon substrate, filling the trenches with dielectric materials to form Shallow Trench Isolation (STI) regions, and then recessing the top portions of the STI regions. The silicon substrate portions between the recessed portions of the STI regions thus form semiconductor fins, on which the FinFETs are formed.

The silicon substrate may be a (100) substrate or a (110) substrate. If a (100) substrate is used to form the FinFETs, the resulting fins have rough and slightly slanted sidewall surfaces, and suffer from proximity effects. In addition, the profiles of the fins in pattern-dense regions are different from the profiles of the fins in pattern-sparse regions. On the other hand, if a (110) substrate is used to form the FinFETs, the resulting fins have high-quality and vertical sidewall surfaces. The device performance of the FinFETs based on the (110) substrate, however, may be sacrificed due to the use of the (110) substrate.

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the embodiments, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

FIGS. 1 through 9 are cross-sectional views of intermediate stages in the manufacturing of semiconductor fins and Fin Field-Effect Transistors (FinFETs) in accordance with some exemplary embodiments; and

FIGS. 10 through 30 illustrate cross-sectional views of intermediate stages in the manufacturing of semiconductor fins and FinFETs in accordance with some alternative exemplary embodiments.

DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

The making and using of the embodiments of the disclosure are discussed in detail below. It should be appreciated, however, that the embodiments provide many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are illustrative, and do not limit the scope of the disclosure.

Methods for forming semiconductor fins that may be used for forming Fin Field-Effect Transistors (FinFETs) are provided. The intermediate stages in the manufacturing of the semiconductor fins and the FinFETs are illustrated in accordance with embodiments. The variations of the embodiments are discussed. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements.

Referring to FIG. 1, composite semiconductor substrate 20 is provided. Composite semiconductor substrate 20 includes crystalline silicon substrate 22, oxide layer 24 on silicon substrate 22, and crystalline silicon substrate 26 on oxide layer 24. Silicon substrates 22 and 26 are bonded to oxide layer 24. The thickness of oxide layer 24 may be between about 1 Å and about 500 Å, although different thicknesses may be used. One of ordinary skill in the art will realize, however, that the dimensions recited throughout the description are merely examples, and may be changed to different values. Silicon substrate 22 has a (100) surface orientation. Silicon substrate 26 has a (110) surface orientation. Accordingly, silicon substrates 22 and 26 are also referred to as a (100) substrate and a (110) substrate, respectively. Oxide layer 24 may comprise silicon oxide, although other oxides may also be used.

Hard masks 28 and 30 are formed over silicon substrate 26. In some embodiments, a pad oxide (not shown), which is formed of silicon oxide, is formed between silicon substrate 26 and hard mask 28. Hard masks 28 and 30 may be formed of silicon nitride, silicon oxynitride, silicon carbide, or the like. Hard masks 28 and 30 may be formed of different materials. Accordingly, hard mask 30 is patterned without patterning hard mask 28. Spacer film 32 is then formed on the top surfaces and the sidewalls of hard mask 30, for example, using a conformal deposition method.

Next, as shown in FIG. 2, the horizontal portions of spacer film 32 are removed, for example, in an etching step. Hard mask 30 is then removed. The remaining vertical portions of spacer film 32 are referred to as spacers 34 hereinafter. By performing the steps shown in FIGS. 1 and 2, the pitch of spacers 34 may be reduced to a half of the pitch of hard mask 30. In alternative embodiments, the step shown in FIG. 1 may be skipped, and spacers 34 are formed directly by a deposition step and a patterning step.

Next, as shown in FIG. 3, spacers 34 are used as an etching mask to etch hard mask 28, so that the patterns of spacers 34 are transferred to hard mask 28, forming hard mask patterns 36. Spacers 34 are then removed.

Referring to FIG. 4, hard mask patterns 36 are used to etch through the underlying silicon substrate 26, so that silicon strips 40 and trenches 42 are formed. The etching may be performed using oxide layer 24 as the etching stop layer. Accordingly, after the etching, oxide layer 24 may be exposed through trenches 42 in silicon substrate 26. The lengthwise directions (in the top view of the structures shown in FIGS. 1 through 3) of hard mask 30 and spacers 34 are selected, so that sidewall surfaces 40A of silicon strips 40 have (111) surface orientations. Since (111) surfaces are denser than some other surfaces such as (100) and (110) surfaces, the quality of the sidewalls 40A of silicon strips 40 are smooth. Furthermore, since (111) surfaces are stable surfaces that have a lower etching rate than other surfaces such as (100) and (110) surfaces, sidewall surfaces 40A are vertical, and are perpendicular to the original (110) surface of substrate 26.

FIG. 5 illustrates the filling of dielectric materials into trenches 42, followed by a Chemical Mechanical Polish (CMP) step to remove excess portions of the dielectric material over hard mask patterns 36. Next, as shown in FIG. 6, hard mask patterns 36 are removed. The pad oxide layer, if any, is also removed. The remaining dielectric materials between silicon strips 40 are referred to as Shallow Trench Isolation (STI) regions 46 hereinafter. STI regions 46 may comprise silicon oxide and/or other dielectric materials. In some embodiments, STI regions 46 and oxide layer 24 are formed of the same material such as silicon oxide. In alternative embodiments, STI regions 46 and oxide layer 24 are formed of different materials. Since STI regions 46 and oxide layer 24 are formed in different steps, the interface between STI regions 46 and oxide layer 24 are visible, and STI regions 46 and oxide layer 24 may be distinguished from each other.

Referring to FIG. 7, silicon strips 40 are removed, forming trenches 48 between STI regions 46. Oxide layer 24 is accordingly exposed through trenches 48. Next, the exposed portions of oxide layer 24 are etched, so that the underlying silicon substrate 22 is exposed through trenches 48. In a subsequent step, as shown in FIG. 8, an epitaxy is performed, so that semiconductor strips 50 are epitaxially grown in trenches 48. Since semiconductor strips 50 are grown from the (100) substrate 22, semiconductor strips 50 have the (100) top surface orientation.

In some exemplary embodiments, semiconductor strips 50 comprise substantially pure silicon. In alternative embodiments, semiconductor strips 50 comprise a non-silicon semiconductor material such as pure or substantially pure germanium, silicon germanium, or an III-V compound semiconductor such as InAs, AlAs, GaAs, InP, GaN, InGaAs, InAlAs, GaSb, AlSb, AlP, GaP, and/or the like. In the embodiments in which semiconductor strips 50 are formed of a non-silicon semiconductor material, semiconductor strips 50 may comprise buffer regions 50A and overlying non-silicon semiconductor regions 50B. Buffer regions 50A may have a lattice constant between the lattice constant of silicon substrate 22 and the lattice constant of non-silicon semiconductor regions 50B, so that the number of defects in non-silicon semiconductor regions 50B is reduced.

After the epitaxy of semiconductor strips 50, STI regions 46 are recessed, so that the top portions (referred to as fins 50′ hereinafter) of semiconductor strips 50 are over the top surfaces of the remaining STI regions 46. Semiconductor fins 50′ may then be used to form FinFET 100. The formation of the FinFETs may include forming gate dielectric 102 on the top surface and sidewalls of semiconductor fins 50′, forming gate electrode 104 over gate dielectric 102, and forming source and drain regions (not in the illustrated plane) on opposite sides of gate electrode 104. The formation details are not discussed herein.

Since oxide layer 24 and STI regions 46 are formed in different process steps, in the structure shown in FIGS. 8 and 9, oxide layer 24 and STI regions 46 have visible interfaces regardless of whether oxide layer 24 and STI regions 46 are formed of the same material or different materials. Accordingly, oxide layer 24 and STI regions 46 can be distinguished from each other. Furthermore, oxide layer 24 is a planar layer, and does not extend to the sidewalls of semiconductor strips 50. Additionally, there may be visible interfaces 50C between semiconductor strips 50 and silicon substrate 22, for example, when silicon substrate 22 and semiconductor strips 50 comprise different materials.

It is observed that since semiconductor strips 50 are formed in the openings left by silicon strips 40 (FIGS. 6 and 7), the sidewall profile of semiconductor strips 50 are substantially the same as the sidewall profile of silicon strips 40. Since silicon strips 40 have (111) surface orientations, the sidewalls are vertical and smooth. The sidewalls of semiconductor strips 50 are thus also vertical and smooth. The quality of semiconductor strips 50 and the quality of the resulting FinFETs are thus improved.

FIGS. 10 through 17 illustrate cross-sectional views of intermediate stages in the formation of semiconductor fins and FinFETs in accordance with alternative embodiments. Unless specified otherwise, the materials and formation methods of the components in these embodiments (and the embodiments shown in FIGS. 18 through 30) are essentially the same as the like components, which are denoted by like reference numerals in the embodiment shown in FIGS. 1 through 9. The formation details of the embodiments shown in FIGS. 10 through 30 may thus be found in the discussion of the embodiments shown in FIGS. 1 through 9.

Referring to FIG. 10, silicon substrate 26 is provided, followed by the formation of a pad oxide (not shown), hard mask 28, and hard mask 30. Hard mask 30 is then patterned, and spacer film 32 is formed on the top surface and sidewalls of the patterned hard mask 30. Silicon substrate 26 is a (110) substrate that has a (110) surface orientation. Next, referring to FIG. 11, spacers 34 are formed, which are the remaining portions of spacer film 32 as in FIG. 10. The details for forming spacers 34 are essentially the same as illustrated in FIG. 2, and are not repeated herein. Next, spacers 34 are used as an etching mask to etch hard mask 28. As a result, hard mask patterns 36 as shown in FIG. 12 are formed. Spacers 34 are then removed.

FIG. 13 illustrates the etching of silicon substrate 26, wherein the etching stops at an intermediate level of silicon substrate 26. Accordingly, trenches 42 are formed in silicon substrate 26. The portions of silicon substrate 26 between trenches 42 are silicon strips 40. The lengthwise direction (in the top view of the structure in FIG. 13) of silicon strips 40 are selected, so that sidewalls 40A of silicon strips 40 have (111) surface orientations. As a result, sidewalls 40A are smooth and vertical.

Next, as shown in FIG. 14, STI regions 46 are formed. Silicon strips 40 and the overlying hard mask patterns 36 are then removed by etching, and trenches 48 are formed. The resulting structure is shown in FIG. 15. In some embodiments, the removal of silicon strips 40 is stopped when bottom surface 48B of trenches 48 are level with bottom surfaces 46A of STI regions 46. Alternatively, bottom surfaces 48A may be higher or lower than bottom surfaces 46A of STI regions 46. Dashed lines 48B illustrate the respective bottom surfaces of trenches 48 in accordance with these embodiments.

Next, as shown in FIG. 16, semiconductor strips 50 are epitaxially grown in trenches 48, wherein the epitaxy starts from silicon substrate 26 or the remaining portions of silicon strips 40, if any. The bottom surfaces of semiconductor strips 50 may be higher than, level with, or lower than, bottom surfaces 46A of STI regions 46. Similar to the embodiments shown in FIG. 8, semiconductor strips 50 may be formed of silicon or a non-silicon semiconductor material. The candidate materials of semiconductor strips 50 may be essentially the same as in the embodiments shown in FIG. 8. In the subsequent steps, as shown in FIG. 17, STI regions 46 are recessed to form semiconductor fins 50′. FinFET 100 that includes gate dielectric 102 and gate electrode 104 may then be formed on semiconductor fins 50′. In the resulting structure, semiconductor fins 50′ and semiconductor strips 50 have sidewalls 50D. Since semiconductor strips 50 are grown from (110) substrate 26, sidewalls 50D also have (111) surface orientations.

FIGS. 18 through 22 illustrate cross-sectional views of intermediate stages in the formation of semiconductor fins and FinFETs in accordance with yet alternative embodiments. The initial steps are essentially the same as in FIGS. 10 through 14. Accordingly, the materials and the process details may refer to the embodiments in FIGS. 10 through 14. Next, as in FIG. 18, silicon substrate 22, which is a (100) substrate, is bonded to STI regions 46. STI regions 46 may be formed of an oxide such as silicon oxide. Accordingly, the bonding may be a fusion bonding.

Next, referring to FIG. 19, the original silicon substrate 26 is thinned. In some embodiments, the thinning is performed through grinding, until a very thin silicon substrate 26 is left. In alternative embodiments, the thinning may be performed until STI regions 46 are exposed. Next, as shown in FIG. 20, all remaining portions of silicon substrate 26, including silicon strips 40, are removed. The remaining portions of hard mask patterns 36 as shown in FIG. 19 are also removed through an etching step, forming trenches 48 between STI regions 46.

In FIG. 21, semiconductor strips 50, which may be silicon strips or non-silicon strips, are formed in trenches 48 through an epitaxy. FIG. 22 illustrates the formation of semiconductor fins 50′ through the recessing of STI regions 46. FinFET 100 including gate dielectric 102 and gate electrode 104 may then be formed on semiconductor fins 50′. Since semiconductor strips 50 are grown from the (100) substrate 22, semiconductor strips 50 and semiconductor fins 50′ have the (100) top surface orientation.

FIGS. 23 through 30 illustrate cross-sectional views of intermediate stages in the formation of semiconductor fins in accordance with yet alternative embodiments. These embodiments are similar to the embodiments shown in FIGS. 1 through 7, except that composite semiconductor substrate 20 does not include an oxide layer between silicon substrates 22 and 26. As shown in FIGS. 23 through 25, a plurality of process steps (which are essentially the same as in FIGS. 1 through 3) are performed, and hard mask patterns 36 as in FIG. 25 are formed. Silicon substrates 22 and 26 are a (100) substrate and a (110) substrate, respectively, and are bonded to each other. There may be no other layer between silicon substrates 22 and 26. Next, as shown in FIG. 26, substrate 26 is etched to form silicon strips 40 and trenches 42. Again, sidewalls 40A of silicon strips 40 have (111) surface orientations. The etching is performed until silicon substrate 22 is exposed through trenches 42. In some embodiments, trenches 42 extend into silicon substrate 22. As a result, slanted facets 22B are formed in silicon substrate 22.

Next, referring to FIG. 27, STI regions 46 are formed in trenches 42, followed by the removal of hard mask patterns 36. In FIG. 28, silicon strips 40 are removed in an etching step, and hence trenches 48 are formed between STI regions 46. After the removal of silicon strips 40, silicon substrate 22 is exposed through trenches 48. Next, as shown in FIG. 29, semiconductor strips 50, which may be silicon strips or non-silicon semiconductor strips, are formed. FIG. 30 illustrates the formation of semiconductor fins 50′ through the recessing of STI regions 46. FinFET 100 including gate dielectric 102 and gate electrode 104 may then be formed on semiconductor fins 50′.

In the embodiments, the semiconductor fins are formed starting from (110) substrates, and the sidewall surfaces of the semiconductor fins have essentially the same profile and quality as that of (111) silicon surfaces. In these embodiments, the silicon fins having the (111) surfaces and formed from (110) substrates act as the molds, and the non-silicon fins or the (100) silicon fins are formed from the molds. Accordingly, the quality of the resulting semiconductor fins is improved.

In accordance with embodiments, a (110) silicon substrate is etched to form first trenches in the (110) silicon substrate, wherein remaining portions of the (110) silicon substrate between the first trenches form silicon strips. The sidewalls of the silicon strips have (111) surface orientations. The first trenches are filled with a dielectric material to from Shallow Trench Isolation (STI) regions. The silicon strips are removed to form second trenches between the STI regions. An epitaxy is performed to grow semiconductor strips in the second trenches. Top portions of the STI regions are recessed, and the top portions of the semiconductor strips between removed top portions of the STI regions form semiconductor fins.

In accordance with other embodiments, a method includes providing a composite substrate, which includes a (100) silicon substrate, an oxide layer over and bonded to the (100) silicon substrate; and a (110) silicon substrate over and bonded to the oxide layer. The (110) silicon substrate is etched to form first trenches in the (110) silicon substrate, wherein remaining portions of the (110) silicon substrate between the first trenches form silicon strips. During the etching step, the oxide layer is used as an etch stop layer. The first trenches are filled with a dielectric material to from STI regions in the first trenches. The silicon strips are removed to form second trenches between the STI regions, and the oxide layer is exposed through the second trenches. The portions of the oxide layer exposed through the second trenches are removed, so that the (110) silicon substrate is exposed through the second trenches. An epitaxy is performed to grow semiconductor strips in the second trenches and from (100) silicon.

In accordance with yet other embodiments, a device includes a (100) silicon substrate, a planar oxide layer on a top surface of the (100) silicon substrate, and insulation regions over and contacting the planar oxide layer. The interfaces between the insulation regions and the planar oxide layer are distinguishable, and are substantially planar. A semiconductor strip extends from a top surface of the insulation regions into the insulation regions and the planar oxide layer. A bottom surface of the semiconductor strip contacts the (100) silicon substrate.

Although the embodiments and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the embodiments as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, and composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps. In addition, each claim constitutes a separate embodiment, and the combination of various claims and embodiments are within the scope of the disclosure.

Read more
PatSnap Solutions

Great research starts with great data.

Use the most comprehensive innovation intelligence platform to maximise ROI on research.

Learn More

Patent Valuation

$

Reveal the value <>

31.0/100 Score

Market Attractiveness

It shows from an IP point of view how many competitors are active and innovations are made in the different technical fields of the company. On a company level, the market attractiveness is often also an indicator of how diversified a company is. Here we look into the commercial relevance of the market.

100.0/100 Score

Market Coverage

It shows the sizes of the market that is covered with the IP and in how many countries the IP guarantees protection. It reflects a market size that is potentially addressable with the invented technology/formulation with a legal protection which also includes a freedom to operate. Here we look into the size of the impacted market.

68.26/100 Score

Technology Quality

It shows the degree of innovation that can be derived from a company’s IP. Here we look into ease of detection, ability to design around and significance of the patented feature to the product/service.

68.0/100 Score

Assignee Score

It takes the R&D behavior of the company itself into account that results in IP. During the invention phase, larger companies are considered to assign a higher R&D budget on a certain technology field, these companies have a better influence on their market, on what is marketable and what might lead to a standard.

27.03/100 Score

Legal Score

It shows the legal strength of IP in terms of its degree of protecting effect. Here we look into claim scope, claim breadth, claim quality, stability and priority.

Citation

Patents Cited in This Cited by
Title Current Assignee Application Date Publication Date
Control of strain in device layers by selective relaxation TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. 15 September 2005 19 January 2006
FinFET transistor device on SOI and method of fabrication TAIWAN SEMICONDUCTOR MANUFACTURING CO. LTD. 30 April 2004 03 November 2005
DENSE CHEVRON finFET AND METHOD OF MANUFACTURING SAME GLOBALFOUNDRIES INC. 19 September 2005 22 March 2007
類平面及類鰭式場效電晶體的電晶體元件 台灣積體電路製造股份有限公司 30 March 2006 11 May 2007
直立鰭式場效電晶體金氧半導體元件 英属开曼群岛商格芯公司 03 January 2005 01 January 2010
See full citation <>

More like this

Title Current Assignee Application Date Publication Date
Semiconductor structure and method of forming the same UNITED MICROELECTRONICS CORP. 03 September 2013 05 March 2015
Semiconductor devices including a recessed isolation fill, and methods of making the same INTEL CORPORATION,LINDERT, NICK,STEIGERWALD, JOSEPH M.,GULER, LEONARD P. 25 September 2015 30 March 2017
Semiconductor device and fabrication method thereof VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATION 22 July 2008 04 January 2011
Integration method for finfet with tightly controlled multiple fin heights INTEL CORPORATION 27 June 2015 05 January 2017
High-electron-mobility transistors with heterojunction dopant diffusion barrier INTEL CORPORATION 25 September 2015 30 March 2017
Semiconductor structure and process INTERNATIONAL BUSINESS MACHINES CORPORATION,IBM UNITED KINGDOM LIMITED,IBM (CHINA) INVESTMENT COMPANY LIMITED 06 May 2016 01 December 2016
Method of using a sacrificial gate structure to make a metal gate FinFET transistor STMICROELECTRONICS, INC. 30 June 2015 17 January 2017
Vertical integration scheme and circuit elements architecture for area scaling of semiconductor devices INTEL CORPORATION,MEHANDRU, RISHABH,MORROW, PATRICK,KUMAR, RANJITH,WEBER, CORY, E. 17 June 2015 22 December 2016
Method of selective epitaxy APPLIED MATERIALS, INC. 07 June 2016 19 January 2017
Transistor with sub-FIN dielectric region under a gate INTEL CORPORATION 24 December 2015 29 June 2017
Iii-v finfet transistor with v-groove s/d profile for improved access resistance INTEL CORPORATION 02 July 2016 11 January 2018
Semiconductor device and method for manufacturing same DENSO CORPORATION,TOYOTA JIDOSHA KABUSHIKI KAISHA 05 April 2016 08 December 2016
See all similar patents <>

More Patents & Intellectual Property

PatSnap Solutions

PatSnap solutions are used by R&D teams, legal and IP professionals, those in business intelligence and strategic planning roles and by research staff at academic institutions globally.

PatSnap Solutions
Search & Analyze
The widest range of IP search tools makes getting the right answers and asking the right questions easier than ever. One click analysis extracts meaningful information on competitors and technology trends from IP data.
Business Intelligence
Gain powerful insights into future technology changes, market shifts and competitor strategies.
Workflow
Manage IP-related processes across multiple teams and departments with integrated collaboration and workflow tools.
Contact Sales
Clsoe
US10002947 FinFETs vertical fins 1 US10002947 FinFETs vertical fins 2 US10002947 FinFETs vertical fins 3