Great research starts with great data.

Learn More
More >
Patent Analysis of

GOA driver circuit and liquid crystal display

Updated Time 12 June 2019

Patent Registration Data

Publication Number

US10152940

Application Number

US15/325742

Application Date

28 December 2016

Publication Date

11 December 2018

Current Assignee

SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.

Original Assignee (Applicant)

SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO. LTD.

International Classification

G09G3/36,G11C19/28

Cooperative Classification

G09G3/3677,G11C19/28,G09G2310/0208,G09G2300/0809

Inventor

ZENG, MIAN

Patent Images

This patent contains figures and images illustrating the invention and its embodiment.

US10152940 GOA driver circuit liquid 1 US10152940 GOA driver circuit liquid 2
See all images <>

Abstract

The present disclosure proposes a gate driver on array (GOA) driving circuit and a liquid crystal display. The GOA driving circuit includes cascaded GOA units. An Nth stage GOA unit outputs a gate driving signal to an Nth scan line on a display area. The Nth stage GOA unit includes a pull-up module, a pull-down module, a pull-up controlling module, a pull-down holding module, and a bootstrap capacitance module.

Read more

Claims

1. A gate driver on array (GOA) driving circuit, comprising a plurality of cascaded GOA units, an Nth stage GOA unit outputting a gate driving signal to an Nth scan line on a display area, the Nth stage GOA unit comprising:

a pull-up module coupled to a Nth gate signal node and the Nth scan line; a pull-down module coupled to the Nth scan line; a pull-up controlling module coupled to the Nth gate signal node; a pull-down holding module coupled to the Nth gate signal node; and a bootstrap capacitance module coupled to the Nth gate signal node and the Nth scan line, wherein a control terminal and an input terminal of the pull-up controlling module are coupled to an (N−1)th gate signal node and an (N−1)th scan line, respectively, and a control terminal of the pull-down module is coupled to an (N+1)th scan line; wherein the pull-up controlling module comprises a first transistor which comprises a drain coupled to the (N−1)th scan line and a source coupled to the Nth gate signal node; wherein the pull-down holding module comprises a first pull-down holding circuit, where the first pull-down holding circuit comprises: a fifth transistor comprising a drain coupled to a first low frequency clock signal, a gate coupled to the first low frequency clock signal, and a source; a sixth transistor comprising a drain coupled to the first low frequency clock signal, a gate coupled to the source of the fifth transistor, and a source; a seventh transistor comprising a drain coupled to the source of the fifth transistor and the gate of the sixth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage; an eighth transistor comprising a drain coupled to the source of the sixth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage; a ninth transistor comprising a drain coupled to the Nth scan line, a gate coupled to the source of the sixth transistor, and a source coupled to the constant low voltage; and a tenth transistor comprising a drain coupled to the Nth gate signal node, a gate coupled to the source of the sixth transistor, and a source coupled to the constant low voltage.

2. The GOA driving circuit of claim 1, wherein the pull-up module comprises a second transistor which comprises a drain coupled to a high frequency clock signal, a gate coupled to the Nth gate signal node, and a source coupled to the Nth scan line.

3. The GOA driving circuit of claim 1, wherein the pull-down module comprises:

a third transistor, comprising a drain coupled to the source of the second transistor and the Nth scan line, a gate coupled to the (N+1)th scan line, and a source coupled to a constant low voltage; and a fourth transistor, comprising a drain coupled to the Nth gate signal node, a gate coupled to the (N+1)th scan line, and a source coupled to the constant low voltage.

4. The GOA driving circuit of claim 1, wherein the pull-down holding module comprises a second pull-down holding circuit, where the second pull-down holding circuit comprises:

an eleventh transistor, comprising a drain coupled to a second low frequency clock signal, a gate coupled to the second low frequency clock signal, and a source; a twelfth transistor, comprising a drain coupled to the second low frequency clock signal, a gate coupled to the source of the eleventh transistor, and a source; a thirteenth transistor, comprising a drain coupled to the source of the eleventh transistor and the gate of the twelfth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage; an fourteenth transistor, comprising a drain coupled to the source of the twelfth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage; a fifteenth transistor, comprising a drain coupled to the Nth scan line, a gate coupled to the source of the twelfth transistor, and a source coupled to the constant low voltage; and a sixteenth transistor, comprising a drain coupled to the Nth gate signal node, a gate coupled to the source of the twelfth transistor, and a source coupled to the constant low voltage.

5. The GOA driving circuit of claim 1, wherein the bootstrap capacitance module comprises a bootstrap capacitor coupled between the Nth gate signal node and the Nth scan line.

6. The GOA driving circuit of claim 4, wherein the first low frequency clock signal is inverted to the second low frequency clock signal.

7. The GOA driving circuit of claim 4, wherein the first low frequency clock signal is coupled to the plurality of GOA units through a common metallic line and the second low frequency clock signal is coupled to the plurality of GOA units through another common metallic line.

8. A gate driver on array (GOA) driving circuit, comprising a plurality of cascaded GOA units, an Nth stage GOA unit outputting a gate driving signal to an Nth scan line on a display area, the Nth stage GOA unit comprising:

a pull-up module coupled to a Nth gate signal node and the Nth scan line; a pull-down module coupled to the Nth scan line; a pull-up controlling module coupled to the Nth gate signal node; a pull-down holding module coupled to the Nth gate signal node; and a bootstrap capacitance module coupled to the Nth gate signal node and the Nth scan line, wherein a control terminal and an input terminal of the pull-up controlling module are coupled to an (N−1)th gate signal node and an (N−1)th scan line, respectively, and a control terminal of the pull-down module is coupled to an (N+1)th scan line, wherein the pull-up controlling module comprises a first transistor which comprises a drain coupled to the (N−1)th scan line and a source coupled to the Nth gate signal node, wherein the pull-up module comprises a second transistor which comprises a drain coupled to a high frequency clock signal, a gate coupled to the Nth gate signal node, and a source coupled to the Nth scan line, wherein the pull-down module comprises: a third transistor, comprising a drain coupled to the source of the second transistor and the Nth scan line, a gate coupled to the (N+1)th scan line, and a source coupled to a constant low voltage; and a fourth transistor, comprising a drain coupled to the Nth gate signal node, a gate coupled to the (N+1)th scan line, and a source coupled to the constant low voltage, wherein the pull-down holding module comprises a first pull-down holding circuit, where the first pull-down holding circuit comprises: a fifth transistor, comprising a drain coupled to a first low frequency clock signal, a gate coupled to the first low frequency clock signal, and a source; a sixth transistor, comprising a drain coupled to the first low frequency clock signal, a gate coupled to the source of the fifth transistor, and a source; a seventh transistor, comprising a drain coupled to the source of the fifth transistor and the gate of the sixth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage; an eighth transistor, comprising a drain coupled to the source of the sixth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage; a ninth transistor, comprising a drain coupled to the Nth scan line, a gate coupled to the source of the sixth transistor, and a source coupled to the constant low voltage; and a tenth transistor, comprising a drain coupled to the Nth gate signal node, a gate coupled to the source of the sixth transistor, and a source coupled to the constant low voltage, wherein the pull-down holding module comprises a second pull-down holding circuit, where the second pull-down holding circuit comprises: an eleventh transistor, comprising a drain coupled to a second low frequency clock signal, a gate coupled to the second low frequency clock signal, and a source; a twelfth transistor, comprising a drain coupled to the second low frequency clock signal, a gate coupled to the source of the eleventh transistor, and a source; a thirteenth transistor, comprising a drain coupled to the source of the eleventh transistor and the gate of the twelfth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage; an fourteenth transistor, comprising a drain coupled to the source of the twelfth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage; a fifteenth transistor, comprising a drain coupled to the Nth scan line, a gate coupled to the source of the twelfth transistor, and a source coupled to the constant low voltage; and a sixteenth transistor, comprising a drain coupled to the Nth gate signal node, a gate coupled to the source of the twelfth transistor, and a source coupled to the constant low voltage, wherein the bootstrap capacitance module comprises a bootstrap capacitor coupled between the Nth gate signal node and the Nth scan line, wherein the first low frequency clock signal is inverted to the second low frequency clock signal, and wherein the first low frequency clock signal and the second low frequency clock signal are coupled the plurality of GOA units through a common metallic line.

9. A liquid crystal display comprising a gate driver on array (GOA) driver circuit as claimed in claim 1.

10. A liquid crystal display comprising a gate driver on array (GOA) driver circuit as claimed in claim 8.

Read more

Claim Tree

  • 1
    1. A gate driver on array (GOA) driving circuit, comprising
    • a plurality of cascaded GOA units, an Nth stage GOA unit outputting a gate driving signal to an Nth scan line on a display area, the Nth stage GOA unit comprising: a pull-up module coupled to a Nth gate signal node and the Nth scan line
    • a pull-down module coupled to the Nth scan line
    • a pull-up controlling module coupled to the Nth gate signal node
    • a pull-down holding module coupled to the Nth gate signal node
    • and a bootstrap capacitance module coupled to the Nth gate signal node and the Nth scan line, wherein a control terminal and an input terminal of the pull-up controlling module are coupled to an (N−1)th gate signal node and an (N−1)th scan line, respectively, and a control terminal of the pull-down module is coupled to an (N+1)th scan line
    • wherein the pull-up controlling module comprises a first transistor which comprises a drain coupled to the (N−1)th scan line and a source coupled to the Nth gate signal node
    • wherein the pull-down holding module comprises a first pull-down holding circuit, where the first pull-down holding circuit comprises: a fifth transistor comprising a drain coupled to a first low frequency clock signal, a gate coupled to the first low frequency clock signal, and a source
    • a sixth transistor comprising a drain coupled to the first low frequency clock signal, a gate coupled to the source of the fifth transistor, and a source
    • a seventh transistor comprising a drain coupled to the source of the fifth transistor and the gate of the sixth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage
    • an eighth transistor comprising a drain coupled to the source of the sixth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage
    • a ninth transistor comprising a drain coupled to the Nth scan line, a gate coupled to the source of the sixth transistor, and a source coupled to the constant low voltage
    • and a tenth transistor comprising a drain coupled to the Nth gate signal node, a gate coupled to the source of the sixth transistor, and a source coupled to the constant low voltage.
    • 2. The GOA driving circuit of claim 1, wherein
      • the pull-up module comprises
    • 3. The GOA driving circuit of claim 1, wherein
      • the pull-down module comprises:
    • 4. The GOA driving circuit of claim 1, wherein
      • the pull-down holding module comprises
    • 5. The GOA driving circuit of claim 1, wherein
      • the bootstrap capacitance module comprises
  • 8
    8. A gate driver on array (GOA) driving circuit, comprising
    • a plurality of cascaded GOA units, an Nth stage GOA unit outputting a gate driving signal to an Nth scan line on a display area, the Nth stage GOA unit comprising: a pull-up module coupled to a Nth gate signal node and the Nth scan line
    • a pull-down module coupled to the Nth scan line
    • a pull-up controlling module coupled to the Nth gate signal node
    • a pull-down holding module coupled to the Nth gate signal node
    • and a bootstrap capacitance module coupled to the Nth gate signal node and the Nth scan line, wherein a control terminal and an input terminal of the pull-up controlling module are coupled to an (N−1)th gate signal node and an (N−1)th scan line, respectively, and a control terminal of the pull-down module is coupled to an (N+1)th scan line, wherein the pull-up controlling module comprises a first transistor which comprises a drain coupled to the (N−1)th scan line and a source coupled to the Nth gate signal node, wherein the pull-up module comprises a second transistor which comprises a drain coupled to a high frequency clock signal, a gate coupled to the Nth gate signal node, and a source coupled to the Nth scan line, wherein the pull-down module comprises: a third transistor, comprising a drain coupled to the source of the second transistor and the Nth scan line, a gate coupled to the (N+1)th scan line, and a source coupled to a constant low voltage
    • and a fourth transistor, comprising a drain coupled to the Nth gate signal node, a gate coupled to the (N+1)th scan line, and a source coupled to the constant low voltage, wherein the pull-down holding module comprises a first pull-down holding circuit, where the first pull-down holding circuit comprises: a fifth transistor, comprising a drain coupled to a first low frequency clock signal, a gate coupled to the first low frequency clock signal, and a source
    • a sixth transistor, comprising a drain coupled to the first low frequency clock signal, a gate coupled to the source of the fifth transistor, and a source
    • a seventh transistor, comprising a drain coupled to the source of the fifth transistor and the gate of the sixth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage
    • an eighth transistor, comprising a drain coupled to the source of the sixth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage
    • a ninth transistor, comprising a drain coupled to the Nth scan line, a gate coupled to the source of the sixth transistor, and a source coupled to the constant low voltage
    • and a tenth transistor, comprising a drain coupled to the Nth gate signal node, a gate coupled to the source of the sixth transistor, and a source coupled to the constant low voltage, wherein the pull-down holding module comprises a second pull-down holding circuit, where the second pull-down holding circuit comprises: an eleventh transistor, comprising a drain coupled to a second low frequency clock signal, a gate coupled to the second low frequency clock signal, and a source
    • a twelfth transistor, comprising a drain coupled to the second low frequency clock signal, a gate coupled to the source of the eleventh transistor, and a source
    • a thirteenth transistor, comprising a drain coupled to the source of the eleventh transistor and the gate of the twelfth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage
    • an fourteenth transistor, comprising a drain coupled to the source of the twelfth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage
    • a fifteenth transistor, comprising a drain coupled to the Nth scan line, a gate coupled to the source of the twelfth transistor, and a source coupled to the constant low voltage
    • and a sixteenth transistor, comprising a drain coupled to the Nth gate signal node, a gate coupled to the source of the twelfth transistor, and a source coupled to the constant low voltage, wherein the bootstrap capacitance module comprises a bootstrap capacitor coupled between the Nth gate signal node and the Nth scan line, wherein the first low frequency clock signal is inverted to the second low frequency clock signal, and wherein the first low frequency clock signal and the second low frequency clock signal are coupled the plurality of GOA units through a common metallic line.
  • 9
    9. A liquid crystal display comprising
    • a gate driver on array (GOA) driver circuit as claimed in claim 1.
  • 10
    10. A liquid crystal display comprising
    • a gate driver on array (GOA) driver circuit as claimed in claim 8.
See all independent claims <>

Description

RELATED APPLICATIONS

This application is a National Phase of PCT Patent Application No. PCT/CN2016/112540 having International filing date of Dec. 28, 2016, which claims the benefit of priority of Chinese Patent Application No. 201611071751.8 filed on Nov. 28, 2016. The contents of the above applications are all incorporated by reference as if fully set forth herein in their entirety.

FIELD AND BACKGROUND OF THE INVENTION

The present disclosure relates to the field of liquid crystal display, and more particularly, to a gate driver on array (GOA) driver circuit and a liquid crystal display (LCD).

The gate driver on array (GOA) technique is that a gate driver circuit is formed in an array substrate based on the conventional transistor LCD array process. Pixels can be scanned row by row with the GOA technique.

Conventionally, a clock signal applied to a pull-up module of a current stage GOA unit is transmitted to a pull-up module of a next stage GOA unit via a transferring module of the current stage GOA unit. Not only arranging the transferring module raises a cost of GOA unit, but conducting the clock signal to the pull-up module of the next stage GOA unit via the transferring module of the current stage GOA unit causes limited pulling up ability.

Therefore, the prior art is defective and needs to be improved and developed.

SUMMARY OF THE INVENTION

An object of the present disclosure is to propose a gate driver on array (GOA) driver circuit and a liquid crystal display (LCD).

According to the present disclosure, a gate driver on array (GOA) driving circuit includes a plurality of cascaded GOA units. The Nth stage GOA unit outputs a gate driving signal to an Nth scan line on a display area. The Nth stage GOA unit includes a pull-up module coupled to a Nth gate signal node and the Nth scan line, a pull-down module coupled to the Nth scan line, a pull-up controlling module coupled to the Nth gate signal node, a pull-down holding module coupled to the Nth gate signal node, and a bootstrap capacitance module coupled to the Nth gate signal node and the Nth scan line.

A control terminal and an input terminal of the pull-up controlling module are coupled to an (N−1)th gate signal node and an (N−1)th scan line, respectively, and a control terminal of the pull-down module is coupled to an (N+1)th scan line.

Preferably, the pull-up controlling module comprises a first transistor which comprises a drain coupled to the (N−1)th scan line and a source coupled to the Nth gate signal node.

Preferably, the pull-up module comprises a second transistor which comprises a drain coupled to a high frequency clock signal, a gate coupled to the Nth gate signal node, and a source coupled to the Nth scan line.

Preferably, the pull-down module comprises:

a third transistor, comprising a drain coupled to the source of the second transistor and the Nth scan line, a gate coupled to the (N+1)th scan line, and a source coupled to a constant low voltage; and

a fourth transistor, comprising a drain coupled to the Nth gate signal node, a gate coupled to the (N+1)th scan line, and a source coupled to the constant low voltage.

Preferably, the pull-down holding module comprises a first pull-down holding circuit, where the first pull-down holding circuit comprises:

a fifth transistor, comprising a drain coupled to a first low frequency clock signal, a gate coupled to the first low frequency clock signal, and a source;

a sixth transistor, comprising a drain coupled to the first low frequency clock signal, a gate coupled to the source of the fifth transistor, and a source;

a seventh transistor, comprising a drain coupled to the source of the fifth transistor and the gate of the sixth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage;

an eighth transistor, comprising a drain coupled to the source of the sixth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage;

a ninth transistor, comprising a drain coupled to the Nth scan line, a gate coupled to the source of the sixth transistor, and a source coupled to the constant low voltage; and

a tenth transistor, comprising a drain coupled to the Nth gate signal node, a gate coupled to the source of the sixth transistor, and a source coupled to the constant low voltage.

Preferably, the pull-down holding module comprises a second pull-down holding circuit, where the second pull-down holding circuit comprises:

an eleventh transistor, comprising a drain coupled to a second low frequency clock signal, a gate coupled to the second low frequency clock signal, and a source;

a twelfth transistor, comprising a drain coupled to the second low frequency clock signal, a gate coupled to the source of the eleventh transistor, and a source;

a thirteenth transistor, comprising a drain coupled to the source of the eleventh transistor and the gate of the twelfth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage;

an fourteenth transistor, comprising a drain coupled to the source of the twelfth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage;

a fifteenth transistor, comprising a drain coupled to the Nth scan line, a gate coupled to the source of the twelfth transistor, and a source coupled to the constant low voltage; and

a sixteenth transistor, comprising a drain coupled to the Nth gate signal node, a gate coupled to the source of the twelfth transistor, and a source coupled to the constant low voltage.

Preferably, the bootstrap capacitance module comprises a bootstrap capacitor coupled between the Nth gate signal node and the Nth scan line.

Preferably, the first low frequency clock signal is inverted to the second low frequency clock signal.

Preferably, the first low frequency clock signal and the second low frequency clock signal are coupled the plurality of GOA units through a common metallic line.

According to the present disclosure, a gate driver on array (GOA) driving circuit includes a plurality of cascaded GOA units. The Nth stage GOA unit outputs a gate driving signal to an Nth scan line on a display area. The Nth stage GOA unit includes a pull-up module coupled to a Nth gate signal node and the Nth scan line, a pull-down module coupled to the Nth scan line, a pull-up controlling module coupled to the Nth gate signal node, a pull-down holding module coupled to the Nth gate signal node, and a bootstrap capacitance module coupled to the Nth gate signal node and the Nth scan line.

A control terminal and an input terminal of the pull-up controlling module are coupled to an (N−1)th gate signal node and an (N−1)th scan line, respectively, and a control terminal of the pull-down module is coupled to an (N+1)th scan line.

The pull-up controlling module comprises a first transistor which comprises a drain coupled to the (N−1)th scan line and a source coupled to the Nth gate signal node.

The pull-up module comprises a second transistor which comprises a drain coupled to a high frequency clock signal, a gate coupled to the Nth gate signal node, and a source coupled to the Nth scan line.

The pull-down module comprises:

a third transistor, comprising a drain coupled to the source of the second transistor and the Nth scan line, a gate coupled to the (N+1)th scan line, and a source coupled to a constant low voltage; and

a fourth transistor, comprising a drain coupled to the Nth gate signal node, a gate coupled to the (N+1)th scan line, and a source coupled to the constant low voltage.

The pull-down holding module comprises a first pull-down holding circuit, where the first pull-down holding circuit comprises:

a fifth transistor, comprising a drain coupled to a first low frequency clock signal, a gate coupled to the first low frequency clock signal, and a source;

a sixth transistor, comprising a drain coupled to the first low frequency clock signal, a gate coupled to the source of the fifth transistor, and a source;

a seventh transistor, comprising a drain coupled to the source of the fifth transistor and the gate of the sixth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage;

an eighth transistor, comprising a drain coupled to the source of the sixth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage;

a ninth transistor, comprising a drain coupled to the Nth scan line, a gate coupled to the source of the sixth transistor, and a source coupled to the constant low voltage; and

a tenth transistor, comprising a drain coupled to the Nth gate signal node, a gate coupled to the source of the sixth transistor, and a source coupled to the constant low voltage.

The pull-down holding module comprises a second pull-down holding circuit, where the second pull-down holding circuit comprises:

an eleventh transistor, comprising a drain coupled to a second low frequency clock signal, a gate coupled to the second low frequency clock signal, and a source;

a twelfth transistor, comprising a drain coupled to the second low frequency clock signal, a gate coupled to the source of the eleventh transistor, and a source;

a thirteenth transistor, comprising a drain coupled to the source of the eleventh transistor and the gate of the twelfth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage;

an fourteenth transistor, comprising a drain coupled to the source of the twelfth transistor, a gate coupled to the Nth gate signal node, and a source coupled to the constant low voltage;

a fifteenth transistor, comprising a drain coupled to the Nth scan line, a gate coupled to the source of the twelfth transistor, and a source coupled to the constant low voltage; and

a sixteenth transistor, comprising a drain coupled to the Nth gate signal node, a gate coupled to the source of the twelfth transistor, and a source coupled to the constant low voltage.

The bootstrap capacitance module comprises a bootstrap capacitor coupled between the Nth gate signal node and the Nth scan line.

The first low frequency clock signal is inverted to the second low frequency clock signal.

The first low frequency clock signal and the second low frequency clock signal are coupled the plurality of GOA units through a common metallic line.

The present disclosure also proposes a liquid crystal display comprising a gate driver on array (GOA) driver circuit as disclosed above.

The present disclosure proposes a Nth stage GOA unit utilizing a gate signal node Q(N) as a transferring signal without using a transferring module. Furthermore, voltage applied on a gate signal node Q(N−1) is used to trigger the pull-up controlling module of the Nth stage GOA unit. When voltage applied on the gate signal node Q(N−1) is at high voltage level, signal applied on the scan line G(N−1) is transmitted to the gate signal node Q(N), so that the pull-up controlling module receives greater turn-on voltage and enhances pull-up voltage.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

FIG. 1 illustrates a block diagram of an Nth GOA driving circuit according to a first embodiment of the present disclosure.

FIG. 2 illustrates a circuit diagram of the Nth GOA driving circuit shown in FIG. 2.

FIG. 3 illustrates waveforms of signals applied on the GOA driving circuit according to the embodiment of the present disclosure.

DESCRIPTION OF THE PREFERRED SPECIFIC EMBODIMENTS OF THE INVENTION

The following description of every embodiment with reference to the accompanying drawings is used to exemplify a specific embodiment, which may be carried out in the present invention. Directional terms mentioned in the present invention, such as “top”, “bottom”, “front”, “back”, “left”, “right”, “inside”, “outside”, “side” etc., are only used with reference to the orientation of the accompanying drawings. Therefore, the used directional terms are intended to illustrate, but not to limit, the present invention.

In the drawings, the components having similar structures are denoted by the same numerals.

Please refer to FIG. 1. A gate driver on array (GOA) driving circuit includes a plurality of cascaded GOA units. An Nth stage GOA unit outputs a gate driving signal to an Nth scan line on a display area. The Nth stage GOA unit includes a pull-up module 101, a pull-down module 102, a pull-up controlling module 103, a pull-down holding module 104, and a bootstrap capacitance module 105.

The pull-up module 101 is coupled to a Nth gate signal node Q(N) and the Nth scan line G(N). The pull-down module 102 is coupled to the Nth scan line G(N). The pull-up controlling module 103 is coupled to the Nth gate signal node Q(N). The pull-down holding module 104 is coupled to the Nth gate signal node Q(N). The bootstrap capacitance module 105 is coupled to the Nth gate signal node Q(N) and the Nth scan line G(N). A control terminal and an input terminal of the pull-up controlling module 103 are coupled to an (N−1)th gate signal node Q(N−1) and an (N−1)th scan line G(N−1), respectively. A control terminal of the pull-down module 102 is coupled to an (N+1)th scan line G(N+1). It is noted that a control terminal and an input terminal of the pull-up controlling module 103 of the first GOA unit are coupled to a start signal STV and a driving signal, respectively.

As illustrated in FIG. 2, the pull-up module 101 includes a second transistor T2 which comprises a drain coupled to a high frequency clock signal, a gate coupled to the Nth gate signal node Q(N), and a source coupled to the Nth scan line G(N). The pull-up module 101 is used to transmit the high frequency clock signal to a gate driving signal of the Nth scan line G(N).

The pull-up controlling module 103 includes a first transistor T1 which comprises a drain coupled to the (N−1)th scan line and a source coupled to the Nth gate signal node Q(N). The pull-up controlling module 103 is used to control a on/off state of the second transistor T2.

The pull-down module 102 includes a third transistor T3 and a fourth transistor T4. The third transistor T3 includes a drain coupled to the source of the second transistor T2 and the Nth scan line G(N), a gate coupled to the (N+1)th scan line G(N+1), and a source coupled to a constant low voltage VSS. The fourth transistor T4 includes a drain coupled to the Nth gate signal node Q(N), a gate coupled to the (N+1)th scan line G(N+1), and a source coupled to the constant low voltage VSS. The pull-down module 102 is used to rapidly pull down the gate driving signal of the Nth scan line to a low voltage level

The pull-down holding module 104 includes a first pull-down holding circuit 1041 and a second pull-down holding circuit 1042.

The first pull-down holding circuit 1041 includes a fifth transistor T5, a sixth transistor T6, a seventh transistor T7, an eighth transistor T8, a ninth transistor T9, and a tenth transistor T10. The fifth transistor T5 includes a drain coupled to a first low frequency clock signal LC1, a gate coupled to the first low frequency clock signal LC1, and a source. The sixth transistor T6 includes a drain coupled to the first low frequency clock signal LC1, a gate coupled to the source of the fifth transistor T5, and a source. The seventh transistor T7 includes a drain coupled to the source of the fifth transistor T5 and the gate of the sixth transistor T6, a gate coupled to the Nth gate signal node Q(N), and a source coupled to the constant low voltage VSS. The eighth transistor T8 includes a drain coupled to the source of the sixth transistor T6, a gate coupled to the Nth gate signal node Q(N), and a source coupled to the constant low voltage VSS. The ninth transistor T9 includes a drain coupled to the Nth scan line G(N), a gate coupled to the source of the sixth transistor T6, and a source coupled to the constant low voltage VSS. The tenth transistor T10 includes a drain coupled to the Nth gate signal node Q(N), a gate coupled to the source of the sixth transistor T6, and a source coupled to the constant low voltage VSS.

The second pull-down holding circuit 1042 includes an eleventh transistor T11, a twelfth transistor T12, a thirteenth transistor T13, a fourteenth transistor T14, a fifteenth transistor T15, and a sixteenth transistor T16. The eleventh transistor T11 includes a drain coupled to a second low frequency clock signal LC2, a gate coupled to the second low frequency clock signal LC2, and a source. The twelfth transistor T12 includes a drain coupled to the second low frequency clock signal LC2, a gate coupled to the source of the eleventh transistor T11, and a source. The thirteenth transistor T13 includes a drain coupled to the source of the eleventh transistor T11 and the gate of the twelfth transistor T12, a gate coupled to the Nth gate signal node Q(N), and a source coupled to the constant low voltage VSS. The fourteenth transistor T14 includes a drain coupled to the source of the twelfth transistor T12, a gate coupled to the Nth gate signal node Q(N), and a source coupled to the constant low voltage VSS. The fifteenth transistor T15 includes a drain coupled to the Nth scan line G(N), a gate coupled to the source of the twelfth transistor T12, and a source coupled to the constant low voltage VSS. The sixteenth transistor T16 includes a drain coupled to the Nth gate signal node Q(N), a gate coupled to the source of the twelfth transistor T12, and a source coupled to the constant low voltage VSS.

The bootstrap capacitance module 105 includes a bootstrap capacitor Cb coupled between the Nth gate signal node Q(N) and the Nth scan line G(N).

The first low frequency clock signal LC1 and the second low frequency clock signal LC2 are coupled the plurality of GOA units through a common metallic line.

As illustrated in FIG. 3, the first low frequency clock signal LC1 is inverted to the second low frequency clock signal LC2. The first pull-down holding circuit 1041 and second pull-down holding circuit 1042 alternatively work according to the first low frequency clock signal LC1 and the second low frequency clock signal LC2. Therefore, each of the first pull-down holding circuit 1041 and second pull-down holding circuit 1042 does not work continuously, so that voltage stress applied on transistors of the circuits is lowered and enhance reliability of the circuits.

Specifically, as illustrated in FIG. 3, during a time period m1, the first pull-down holding circuit 1041 works in response to a high voltage level of the first low frequency clock signal LC1. During a time period m2, the second pull-down holding circuit 1042 works in response to a high voltage level of the second low frequency clock signal LC2.

The present disclosure proposes a Nth stage GOA unit utilizing a gate signal node Q(N) as a transferring signal without using a transferring module. Furthermore, voltage applied on a gate signal node Q(N−1) is used to trigger the pull-up controlling module of the Nth stage GOA unit. When voltage applied on the gate signal node Q(N−1) is at high voltage level, signal applied on the scan line G(N−1) is transmitted to the gate signal node Q(N), so that the pull-up controlling module receives greater turn-on voltage and enhances pull-up voltage.

The present disclosure further proposes a liquid crystal display device using a GOA driving circuit as provided in the above embodiments. As the above, it should be understood that the present disclosure has been described with reference to certain preferred and alternative embodiments which are intended to be exemplary only and do not limit the full scope of the present disclosure as set forth in the appended claims.

Read more
PatSnap Solutions

Great research starts with great data.

Use the most comprehensive innovation intelligence platform to maximise ROI on research.

Learn More

Citation

Patents Cited in This Cited by
Title Current Assignee Application Date Publication Date
Shift register unit, gate drive circuit and display device BOE TECHNOLOGY GROUP CO., LTD.,BEIJING BOE OPTOELECTRONICS TECHNOLOGY CO., LTD. 17 September 2014 05 November 2015
一种用于薄膜晶体管液晶显示器的GOA电路 友达光电股份有限公司 16 December 2015 17 February 2016
用于平板显示的互补型GOA电路 深圳市华星光电技术有限公司 04 July 2014 26 November 2014
Liquid crystal display device and GOA circuit SHENZHEN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO. LTD. 11 January 2016 29 June 2017
Shift register of LCD devices AU OPTRONICS CORP. 15 November 2012 21 March 2013
See full citation <>

More Patents & Intellectual Property

PatSnap Solutions

PatSnap solutions are used by R&D teams, legal and IP professionals, those in business intelligence and strategic planning roles and by research staff at academic institutions globally.

PatSnap Solutions
Search & Analyze
The widest range of IP search tools makes getting the right answers and asking the right questions easier than ever. One click analysis extracts meaningful information on competitors and technology trends from IP data.
Business Intelligence
Gain powerful insights into future technology changes, market shifts and competitor strategies.
Workflow
Manage IP-related processes across multiple teams and departments with integrated collaboration and workflow tools.
Contact Sales
Clsoe
US10152940 GOA driver circuit liquid 1 US10152940 GOA driver circuit liquid 2