Great research starts with great data.

Learn More
More >
Patent Analysis of

Semiconductor device

Updated Time 12 June 2019

Patent Registration Data

Publication Number

US10153342

Application Number

US15/794065

Application Date

26 October 2017

Publication Date

11 December 2018

Current Assignee

UNITED MICROELECTRONICS CORP.

Original Assignee (Applicant)

UNITED MICROELECTRONICS CORP.

International Classification

H01L29/06,H01L29/423,H01L29/10,H01L29/49,H01L29/08

Cooperative Classification

H01L29/0692,H01L29/42376,H01L29/1033,H01L29/4916,H01L29/0847

Inventor

HE, WAN-XUN,MEI, KUI,XING, SU

Patent Images

This patent contains figures and images illustrating the invention and its embodiment.

US10153342 Semiconductor 1 US10153342 Semiconductor 2
See all images <>

Abstract

A semiconductor device includes a substrate; an active layer disposed over the substrate and having a source region and a drain region; a contact region disposed over the substrate; a gate structure disposed over the active layer, wherein the gate structure includes a middle portion and a lateral portion connecting to the middle portion, and the lateral portion has a snake shape.

Read more

Claims

1. A semiconductor device, comprising:

a substrate; an active layer, disposed over the substrate and having a source region and a drain region; a contact region, disposed over the substrate; a gate structure, disposed over the active layer, wherein the gate structure comprises a middle portion and a lateral portion connecting to the middle portion, and the lateral portion has a snake shape, wherein the active layer is H-shaped.

2. The semiconductor device according to claim 1, wherein the lateral portion of the gate structure has four bending portions.

3. The semiconductor device according to claim 1, further comprising an isolation region, wherein the isolation region is disposed over the substrate, and extends outwardly from an inner portion of the active layer.

4. The semiconductor device according to claim 2, wherein each of the bending portions of the gate structure is disposed on an interface between the active layer and an isolation region on the substrate.

5. The semiconductor device according to claim 1, wherein the lateral portion of the gate structure has a corner portion, and the corner portion is doped with a dopant having a same type conductivity to the contact region.

6. The semiconductor device according to claim 1, wherein the source region has a first type conductivity, the drain region has the first type conductivity, and the contact region has a second type conductivity.

7. The semiconductor device according to claim 1, wherein the lateral portion of the gate structure has a first portion, a second portion, and a third portion, the second portion is disposed between the first portion and the third portion, the second portion connects to the first portion and the third portion, a first distance is between the first portion and a center line of the semiconductor device, a second distance is between the third portion and the center line of the semiconductor device, and the first distance and the second distance are different.

8. The semiconductor device according to claim 1, wherein the lateral portion of the gate structure has a first portion, a second portion connecting to the first portion, a third portion connecting to the second portion, a fourth portion connecting to the third portion, and a fifth portion connecting to the fourth portion,

wherein third portion connects to the middle portion, the first portion, the third portion and the fifth portion respectively extend to a first direction, the second portion and the fourth portion respectively extend to a second direction, and the first direction is different from the second direction.

9. The semiconductor device according to claim 1, wherein the gate structure is formed of poly-silicon, and has a thickness in a range of 50-250 nm.

Read more

Claim Tree

  • 1
    1. A semiconductor device, comprising:
    • a substrate
    • an active layer, disposed over the substrate and having a source region and a drain region
    • a contact region, disposed over the substrate
    • a gate structure, disposed over the active layer, wherein the gate structure comprises a middle portion and a lateral portion connecting to the middle portion, and the lateral portion has a snake shape, wherein the active layer is H-shaped.
    • 2. The semiconductor device according to claim 1, wherein
      • the lateral portion of the gate structure has four bending portions.
    • 3. The semiconductor device according to claim 1, further comprising
      • an isolation region, wherein the isolation region is disposed over the substrate, and extends outwardly from an inner portion of the active layer.
    • 5. The semiconductor device according to claim 1, wherein
      • the lateral portion of the gate structure has a corner portion, and the corner portion is doped with a dopant having
    • 6. The semiconductor device according to claim 1, wherein
      • the source region has a first type conductivity, the drain region has the first type conductivity, and the contact region has a second type conductivity.
    • 7. The semiconductor device according to claim 1, wherein
      • the lateral portion of the gate structure has a first portion, a second portion, and a third portion, the second portion is disposed between the first portion and the third portion, the second portion connects to the first portion and the third portion, a first distance is between the first portion and a center line of the semiconductor device, a second distance is between the third portion and the center line of the semiconductor device, and the first distance and the second distance are different.
    • 8. The semiconductor device according to claim 1, wherein
      • the lateral portion of the gate structure has a first portion, a second portion connecting to the first portion, a third portion connecting to the second portion, a fourth portion connecting to the third portion, and a fifth portion connecting to the fourth portion, wherein
    • 9. The semiconductor device according to claim 1, wherein
      • the gate structure is formed of poly-silicon, and has a thickness in a range of 50-250 nm.
See all independent claims <>

Description

This application claims the benefit of People's Republic of China application Serial No. 201710854658.2, filed on Sep. 20, 2017, the subject matter of which is incorporated herein by reference.

BACKGROUND

Technical Field

The disclosure relates in general to a semiconductor device, and more particularly to a semiconductor device having a silicon on insulator (SOI) structure.

Description of the Related Art

In recent years, a semiconductor device having a silicon on insulator (SOI) structure is in great demand for its low power consumption and high performance. While manufacturing the semiconductor device, a dopant may be applied to a gate of the SOI structure. However, if too much dopant is diffused to a working region of the gate of the semiconductor device, the performance of the semiconductor device may be degraded.

SUMMARY

The disclosure is directed to a semiconductor device, and a gate structure thereof has a lateral portion having a snake shape and a plurality of bending portions. Therefore, during applying a dopant to the gate structure of the semiconductor device, under the same requirement to the size of the semiconductor device, the length of the path for the dopant to diffuse into the gate structure can be increased, so that a rapid diffusion of the dopant having a high concentration into the working region of the gate structure can be avoided, the interference of the dopant to the working region of the gate structure can be reduced, and the performance of the semiconductor device can be improved.

According to one aspect of the present disclosure, a semiconductor device is provided. The semiconductor device includes a substrate; an active layer disposed over the substrate and having a source region and a drain region; a contact region disposed over the substrate; a gate structure disposed over the active layer, wherein the gate structure includes a middle portion and a lateral portion connecting to the middle portion, and the lateral portion has a snake shape.

The above and other aspects of the invention will become better understood with regard to the following detailed description of the preferred but non-limiting embodiment(s). The following description is made with reference to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a top view of a semiconductor device according to one embodiment of the disclosure.

FIG. 2A illustrates a cross-sectional view of a semiconductor device taken along line A-A of FIG. 1.

FIG. 2B illustrates a cross-sectional view of a semiconductor device taken along line B-B of FIG. 1.

FIG. 2C illustrates a cross-sectional view of a semiconductor device taken along line C-C of FIG. 1.

In the following detailed description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the disclosed embodiments. It will be apparent, however, that one or more embodiments may be practiced without these specific details. In other instances, well-known structures and devices are schematically shown in order to simplify the drawing.

DETAILED DESCRIPTION

The disclosure provides a semiconductor device, and a gate structure of the semiconductor device has a lateral portion having a snake shape and a plurality of bending portions. Therefore, during applying a dopant to the gate structure of the semiconductor device, under the same requirement to the size of the semiconductor device, the length of the path for the dopant to diffuse into the gate structure can be increased, so that a rapid diffusion of the dopant having a high concentration into the working region of the gate structure can be avoided, the interference of the dopant to the working region of the gate structure can be reduced, and the performance of the semiconductor device can be improved.

FIG. 1 illustrates a top view of a semiconductor device 100 according to one embodiment of the disclosure. The semiconductor device 100 can be applied to a p-type Metal-Oxide-Semiconductor (PMOS) or n-type Metal-Oxide-Semiconductor (NMOS).

FIG. 2A illustrates a cross-sectional view of a semiconductor device taken along line A-A of FIG. 1.

Referring to FIG. 1 and FIG. 2A together, after forming a silicon on insulator (SOI) layer formed of an insulating layer 120 and an active layer 142 on the substrate 110, a gate structure 160 can be formed on the SOI layer. After forming the gate structure 160, a contact region 160 can be formed on the SOI layer.

The substrate 110 can be a p-type silicon substrate. The insulating layer 120 can be a silicon oxide layer embedded between the substrate 110 and the active layer 142. The active layer 142 is disposed over the substrate 110, and can have a source region 142S and a drain region 142D. The source region 142S and the drain region 142D can be respectively doped with a dopant having a first type conductivity, such as p-type conductivity. The contact region 146 is disposed over the substrate 110, and doped with a dopant having a second type conductivity, such as n-type conductivity. The source region 142S and the drain region 142D have a type of the conductivity different from that of the contact region 146. The gate structure 160 is disposed over the active layer 142 and can be formed of poly-silicon, and has a thickness in a range of 50 nm-250 nm. There can be an oxide layer (not shown) disposed between the gate structure 160 and the active layer 142. That is, the oxide layer can be disposed on the active layer 142, and the gate structure 160 can be disposed on the oxide layer.

During forming the contact region, the active layer is doped with a dopant having a high concentration. If the contact region doped with the dopant in high concentration is too close to the middle portion of the gate structure, it may cause too much dopant diffusing to the working region of the gate structure and the performance of the semiconductor device can be affected. If the contact region having a dopant in high concentration is completely separated from the gate structure (i.e. the contact region is far away from the gate structure), the resistance of the substrate may be increased.

Referring to FIG. 1, the gate structure 160 includes a lateral portion 161 and a middle portion 162. The middle portion 162 corresponds to a channel region between the source region 142S and the drain region 142D. The middle portion 162 has a bar shape. The lateral portion 161 indicates the portion connecting to the middle portion. The middle portion 162 is formed between two lateral portions 161. The middle portion 162 has a width W1 along the X-direction, and has a length L1 along the Y-direction. The width W1 is in a range of 40 nm-500 nm. The length L1 is in a range of 0.5 μm-50 μm. The lateral portion 161 of the gate structure 160 has a snake shape, such as a zigzag pattern. Further, the lateral portion 161 and the middle portion 162 of the gate structure 160 together may not be formed as H shape or T shape. The lateral portion 161 of the gate structure 160 has at least one bending portion disposed on the active layer 142. The dopant of the contact region 146 may not diffuse to the middle portion 162 in a straight line, but may have to pass by the bending portions to reach the middle portion 162 (as shown in a diffusion path P of FIG. 1). Therefore, comparing to a comparison example having the lateral portion and the middle portion of the gate structure together formed as an H shape or a T shape, the semiconductor device of the present disclosure has a reduced diffusion margin between the gate structure 160 and the contact region 146, and the length of the diffusion path of the dopant is increased. Therefore, the concentration of the dopant, such as having the conductivity opposite to that of the source region 142S and the drain region 142D, diffusing to the middle portion 162 of the gate structure 160 can be largely diminished.

In the present embodiment, the lateral portion 161 of the gate structure 160 has a first portion 1611, a second portion 1612 connecting the first portion 1611, a third portion 1613 connecting the second portion 1612, a fourth portion 1614 connecting the third portion 1613, and a fifth portion 1615 connecting the fourth portion 1614. The third portion 1613 connects to the middle portion 162. The first portion 1611, the third portion 1612 and the fifth portion 1615 respectively extend in a first direction. The second portion 1612 and the fourth portion 1614 respectively extend in a second direction. The first direction is different from the second direction. In the present embodiment, the first direction is, for example, a X-direction, and the second direction is, for example, a Y-direction. The first direction and the second direction can be vertical to each other. But the present disclosure is not limited thereto, the first direction and the second direction can be not vertical to each other. In a top view of FIG. 1, the semiconductor device 100 has a center line Lc, and the semiconductor device 100 can be formed as a symmetrical structure of an upper portion and a lower portion along the center line Lc. In the present embodiment, the center line Lc extends along the X-direction (such as a horizontal direction). A first distance D1 is between the first portion 1611 and a center line Lc of the semiconductor device 100, a second distance D2 is between the third portion 1613 and the center line Lc of the semiconductor device 100, and the first distance D1 and the second distance D2 are different. More specifically, the first distance D1 is larger than the second distance D2. Since the first distance D1 and the second distance D2 are different, the gate structure 160 is not formed as the H shape or T shape. The concentration of the dopant diffusing to the middle portion 162 of the gate structure 160 can be reduced.

In the present embodiment, the gate structure 160 has four bending portions. A first bending portion 1601 is formed by the first portion 1611 and the second portion 1612. A second bending portion 1602 is formed by the second portion 1612 and the third portion 1613. A third bending portion 1603 is formed by the third portion 1613 and the fourth portion 1614. A fourth bending portion 1604 is formed by the fourth portion 1614 and the fifth portion 1615. Each of the angles of the bending portions can be 90°, but the present disclosure is not limited thererto.

Referring to FIG. 1 and FIG. 2A together, the contact region 146 and the gate structure 160 theoretically can be very close, but staggered to each other. However, during forming the contact region 146, a portion of the dopant may also be applied to the gate structure 160, and a corner portion 166 can be produced. The corner portion 166 can have a same type of conductivity to that of the contact region 146, such as both of the corner portion 166 and the contact region have n-type doped conductivity. The width W2 of the contact region 146 is in a range of 0.15 μm-1 μm. A distance D3 between the contact region 146 and the middle portion 162 of the gate structure 160 is in a range of 0.2 μm-1.5 μm. Since the distance between the contact region 146 and the gate structure 160 is very small, the resistance of the substrate 110 may not be increased.

FIG. 2B illustrates a cross-sectional view of a semiconductor device taken along line B-B of FIG. 1.

Referring to FIG. 1 and FIG. 2B together, an isolation region 144, such as Shallow Trench Isolation (STI), can be disposed over the substrate 110, and the isolation region 144 can extend outwardly from the inner portion of the active layer 142. The second portion 1612, the third portion 1613 and the fourth portion 1614 of the gate structure 160 can respectively correspond to one of three interfaces formed by the isolation region 144 and the active layer 142. In the top view of FIG. 1, since the isolation region 144 is formed in an inner portion of the active layer 142, the active layer 142 is not the rectangular shape, but the H shape. Comparing to a comparison example having the active layer in the rectangular shape, the active layer 142 having the H shape in the present disclosure can have fewer junction with the contact region 146, and the chance to have the dopant of the contact region 146 diffusing to the gate structure 160 may be decreased.

FIG. 2C illustrates a cross-sectional view of a semiconductor device taken along line C-C of FIG. 1.

Referring to FIG. 1 and FIG. 2C together, the bending portions 1601, 1602, 1603, 1604 of the gate structure 160 are respectively disposed on the interface 144a between the active layer 142 and the isolation region 144 disposed over the substrate 110. The gate structure 160 covers a portion of the isolation region 144 and a portion of the active layer 142.

In the semiconductor of the present disclosure, the lateral portion of the gate structure has a snake shape. That is, the lateral portion of the gate structure and the middle portion together may not be formed as the H shape, I shape or T shape. The lateral portion of the gate structure has at least one bending portion disposed on the active layer. Therefore, the dopant of the contact region may not diffuse to the middle portion in a straight line, but pass by the bending portions to reach the middle portion. Comparing to the comparison example that the lateral portion and the middle portion of the gate structure are together formed as the H shape, I shape or T shape, the semiconductor device of the present disclosure can have a lower diffusion margin between the gate structure and the contact region, the length of the path for the dopant to diffuse to the gate structure can also be increased, so that the concentration of the dopant diffusing to the middle portion of the gate structure can be largely reduced. Additionally, even if the gate structure of the present disclosure has an increased diffusion path of the dopant, the area of the original circuit layout is not increased. The semiconductor device of the present disclosure can prevent the increase of the resistance of the substrate under a same or similar area of the circuit layout, the concentration of the dopant diffusing to the middle portion of the gate structure can be reduced, and the performance of the semiconductor device can be elevated.

While the disclosure has been described by way of example and in terms of the exemplary embodiment(s), it is to be understood that the disclosure is not limited thereto. On the contrary, it is intended to cover various modifications and similar arrangements and procedures, and the scope of the appended claims therefore should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements and procedures.

Read more
PatSnap Solutions

Great research starts with great data.

Use the most comprehensive innovation intelligence platform to maximise ROI on research.

Learn More

Citation

Patents Cited in This Cited by
Title Current Assignee Application Date Publication Date
High voltage metal oxide semiconductor transistor and fabricating method thereof UNITED MICROELECTRONICS CORP. 30 August 2005 03 February 2009
Method of forming a partially depleted silicon on insulator (PDSOI) transistor with a pad lock body extension CHARTERED SEMICONDUCTOR MANUFACTURING LTD. 12 May 2005 14 February 2006
High-voltage device structure UNITED MICROELECTRONICS CORP. 24 February 2005 13 June 2006
Semiconductor device with selected transistor properties LAPIS SEMICONDUCTOR CO., LTD. 25 March 2010 29 January 2013
SOI voltage dependent negative-saturation-resistance resistor ballasting element for ESD protection of receivers and driver circuitry GLOBALFOUNDRIES INC. 21 March 2000 18 December 2001
See full citation <>

More like this

Title Current Assignee Application Date Publication Date
Dummy gate for a high voltage transistor device TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. 25 September 2013 08 December 2015
SOI器件及其制造方法 中国科学院微电子研究所 03 August 2015 01 June 2016
Non-volatile memory array with concurrently formed low and high voltage logic devices SILICON STORAGE TECHNOLOGY, INC. 06 November 2015 09 June 2016
Semiconductor device, method for manufacturing same, power conversion device, three-phase motor system, automobile, and railway carriage HITACHI, LTD. 19 January 2015 28 July 2016
Method of forming a field effect transistor having a lateral depletion structure FAIRCHILD SEMICONDUCTOR CORPORATION 18 December 2003 08 July 2004
半導体装置およびその製造方法 三菱電機株式会社 01 February 2001 12 September 2012
Tunable breakdown voltage RF fet devices INTERNATIONAL BUSINESS MACHINES CORPORATION 14 November 2017 08 March 2018
Semiconductor device and power conversion device HITACHI, LTD. 18 May 2015 24 November 2016
See all similar patents <>

More Patents & Intellectual Property

PatSnap Solutions

PatSnap solutions are used by R&D teams, legal and IP professionals, those in business intelligence and strategic planning roles and by research staff at academic institutions globally.

PatSnap Solutions
Search & Analyze
The widest range of IP search tools makes getting the right answers and asking the right questions easier than ever. One click analysis extracts meaningful information on competitors and technology trends from IP data.
Business Intelligence
Gain powerful insights into future technology changes, market shifts and competitor strategies.
Workflow
Manage IP-related processes across multiple teams and departments with integrated collaboration and workflow tools.
Contact Sales
Clsoe
US10153342 Semiconductor 1 US10153342 Semiconductor 2